

PE4273

SPDT Broadband UltraCMOS® 5 - 3000 MHz RF Switch

Product Specification

Features


- Single-pin or complementary CMOS logic control inputs
- High ESD tolerance of 1.5 kV
- Low insertion loss
 - 0.50 dB at 1000 MHz
 - 5 dB at 2000 MHz
- lêu.
 - 34.5 dB at 1000 MHz
 - 25 dB at 2000 MHz
- Typical input 1 dB com n point of 32 dBm
- Package type: 6-l

Product Description

The PE4273 RF Switch is designed for the TV tuner. PCTV, set top box, DTV, DVR and general broadband applications. This device offers industry leading broadband linearity, 1.5 kV ESD tolerance and a simple CMOS interface. It offers a simple alternative solution to pin diode and mechanical relay switches.

The PE4273 SPDT Broadband RF Switch is manufactured on Peregrine's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram



ure 2. Package Type

6-lead SC-70



Document No. 70-0174-05 | www.psemi.com



Table 1. Electrical Specifications @ +25°C, V_{DD} = 3V (Z_S = Z_L = $75~\Omega$)

Parameter	Conditions	Min	Typical	Max	Units
Operation Frequency	5 - 3000 MHz	5		3000	MHz
Insertion Loss	1000 MHz 2000 MHz		0.50 0.65	0.60 0.75	dB dB
Isolation (RFC - RF1/RF2)	1000 MHz 2000 MHz	32.5 23	34.5 25		dB dB
Isolation (RF1 - RF2)	1000 MHz 2000 MHz	38.5 26	40.5 28		dB dB
Return Loss	1000 MHz 2000 MHz		18.5 14		dB dB
'ON' Switching Time 2	50% CTRL to 0.1 dB of final value, 1 GHz		0.725	1.5	μs
'OFF' Switching Time 2	50% CTRL to 25 dB isolation, 1 GHz		0.625	1.3	μѕ
Video Feedthrough 1,2			< 2	• (mV_{pp}
Input 1 dB Compression ²	5 MHz 1000 MHz	28 30	29 32		dBm dBm
Input IP3 ²	5 MHz, 19 dBm input power 1000 MHz, 19 dBm input power	X	54 53	0:	dBm dBm

1. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz band 2. Measured in a 50 Ω system Notes:



©2005-2012 Peregrine Semiconductor Corp. All rights reserved.



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description		
1	RF1	RF Port1 ¹		
2	GND	Ground connection. Traces should be physically short and connected to ground plane for best performance.		
3	RF2	RF Port2 ¹		
4	V1	Switch control input, CMOS logic level.		
5	RFC	RF Common ¹		
6	V2	This pin supports two interface options: Single-pin control mode. A nominal 3-volt supply connection is required. Complementary-pin control mode. A population of the control signal to V1 is supplied to this pin.		

Note: 1. All RF pins must be DC blocked with an external se capacitor or held at 0 VDC

Table 3. DC Electrical Specific

Parameter	Min	Тур	Max	Units
V _{DD} Power Supply Voltage	2.7	9	3.3	٧
I _{DD} Power Supply Current (V1 = 3V, V2= 3V)	X	8	50	μА
Control Voltage High	$0.7x V_{DD}$		</td <td>V</td>	V
Control Voltage Low			0,3x V _D 0	V

Table 4. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Power supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	٧
T _{ST}	Storage temperature range	-65	150	°C
T _{OP}	Operating temperature range	40	85	°C
P _{IN}	Input power (50 Ω) 100 - 3000 MHz 5 - 100 MNz		+34 +32	dBm dBm
V _{ESD}	ESD Voltage (NBM, ML_STD 883 Method 3015.7)		1500	V
	ESD Voltage (MM, JEDEC, JESD22-A114-B)		J 00	V

Exceeding these values listed in the may cause permanent device damage. Functional operation should be restricted to the mits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Latch-Up Avoidance


Inlike conventional CMOS devices, UltraCMOS® levices are immune to latch-up.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS® device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4.



Figure 4. Maximum Operating Input Power¹



Note: 1. Operating within DC limits (Table 3)

Table 5. Single-pin Control Logic Truth Table

Control Voltages	Signal Path
Pin 6 (V2) = V_{DD} Pin 4 (V1) = High	RFC to RF1
Pin 6 (V2) = V _{DD} Pin 4 (V1) = Low	RFC to RF2

Table 6. Complementary-pin Control Logic **Truth Table**

Control Voltages	Signal Path
Pin 6 (V2) = Low Pin 4 (V1) = High	REC to RF1
Pin 6 (V2) = High Pin 4 (V3) = Low	RFC to AF2

Control Logic Input

The PE4273 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode.

Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3-volt CMOS logic input, and requires a dedicated +3-volt power supply connection (pin 6). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS µProcessor I/O port.

Complementary-pin control mode all switch to operate using complement pins V1 and V2 (pir **5** 4 and 6) that can be directly driven by +3-volt CMOS logic or a suitable enables the PE4273 to μProcessor I port. This operate in positive control voltage mode within the E4273 operating limits



Evaluation Kit

The SPDT Switch Evaluation Kit board was designed to ease customer evaluation of the PE4273 SPDT switch. The RF common port is connected through a 75 Ω transmission line to the bottom F connector, J2. Port 1 and Port 2 are connected through 75 Ω transmission lines to two F connectors on either side of the board, J3 and J1. A through transmission line connects F connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.021", trace gaps of 0.030", dielectric thickness of 0.028", copper thickness of 0.0021" and ϵ_r of 4.3.

J6 and J7 provide a means for controlling the DC inputs to the device. The lower left header (J6) connected to the device V1 input. The lower r header (J7) is connected to the device V2 input Series resistors (R1 and R2) are provided to red the package resonance between RF and DC lines Footprints for decoupling capacitors (100 pF) are provided on both V1 and V2 traces. It is t responsibility of the customer to determine prope supply decoupling for their design application, Removing these components from the evaluation board has not been shown to d egrade performance.

Figure 5. Evaluation Board Layouts

Peregrine Specification 101/0245






Figure 6. Evaluation Board Schematic

Peregrine Specification 102/0311






Figure 7. Isolation: RF1 - RF2 @ 25°C




Figure 8. Isolation: RF1 - RF2 @ 3.0V






Figure 9. Isolation: RFC - RF1/RF2 @ 25°



RF1/RF2 @ 3.0V



Document No. 70-0174-05 | www.psemi.com



Figure 11. Insertion Loss @ 25°C




Figure 12. Insertion Loss @ 3.0V






Figure 13. Return Loss: RF1/RF2 @ 25°C



s: RF1/RF2 @ 3.0V



©2005-2012 Peregrine Semiconductor Corp. All rights reserved.



Figure 15. Return Loss: RFC/RF1 @ 25°C




Figure 16. Return Loss: RFC/RF1 @ 3.0V






Figure 17. Return Loss: RFC/RF2 @ 25°C




RFC/RF2 @ 3.0V



Document No. 70-0174-05 | www.psemi.com




Figure 19. Input 1 dB Compression and IIP3





©2005-2012 Peregrine Semiconductor Corp. All rights reserved.



Figure 20. Package Drawing 6-lead SC-70







- NOTE:


 1. ALL DIMENSION
 MILLIMETER
 DIMENSIONS AF

Document No. 70-0174-05 | www.psemi.com

©2005-2012 Peregrine Semiconductor Corp. All rights reserved.




Figure 21. Tape and Reel Specifications



Notes:

- 10 sprocket hole pitch cumulative tolerance ±.02.
- Camber not to exceed 1mm in 100mm.
- 3. Material: Black Conductive Advantek Polystyrene.
- Ao and Bo measured on a plane 0.3mm above the bottom of the pocket
- bottom of Ko measured from a plane on the insig the pocket to the top surface of the carrie
- 6. Pocket position relative to sprocket hole sured as true position of pocket, not pog



Device Orientation in Tape

Table 7. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
4273-00	PE4273-EK	PE4273-16SC70-EK	Evaluation Kit	1 / Box
4273-51	273	PE4273G-06SC70-7680A	Green 6-lead SC-70	7680 units / Canister
4273-52	273	PE 273 a-06SC70-3000C	Green 6-lead SC-70	3000 units / T&R

Sales Contact and Information

For sales and conta ormation please visit www.psemi.com.

Advance Information: Th tive or design stage. The datasheet contains design target specifications for product d Specific alons and features may change in any manner without notice. tains preliminary data. Additional data may be added at a later Preliminary Specification ecifications at any time without notice in order to supply the best possible product. The datasheet contains final data. In the event Peregrine decides to notify customers of the intended changes by issuing a CNF (Customer change the spe Notification For

tasheet is believed to be reliable. However, Peregrine assumes no liability for the use The information in Il be entirely at the user's own risk

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

©2005-2012 Peregrine Semiconductor Corp. All rights reserved.