


Product Description

The PE42540 is a HaRPTM technology-enhanced absorptive SP4T RF switch developed on UltraCMOS[®] process technology. This switch is designed specifically to support the requirements of the test equipment and ATE market. It comprises four symmetric RF ports and has very high isolation. An on-chip CMOS decode logic facilitates a two-pin low voltage CMOS control interface and an optional external V_{SS} feature. High ESD tolerance and no blocking capacitor requirements make this the ultimate in integration and ruggedness.

The PE42540 is manufactured on Peregrine's UltraCMOS process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.



Product Specification PE42540

UltraCMOS® SP4T RF Switch 10 Hz–8 GHz

Features

- HaRP™ technology enhanced
 - · Fast settling time
 - · Eliminates gate and phase lag
 - · No drift in insertion loss and phase
- High linearity: 58 dBm IIP3
- Low insertion loss: 0.8 dB @ 3 GHz,
 1.0 dB @ 6 GHz and 1.2 dB @ 8 GHz
- High isolation: 45 dB @ 3 GHz,
 39 dB @ 6 GHz and 31 dB @ 8 GHz
- Maximum power handling: 30 dBm @ 8 GHz
- High ESD tolerance of 2 kV HBM on RFC and 1 kV HBM on all other pins

Figure 2. Package Type

32-lead 5×5 mm LGA





Table 1. Electrical Specifications @ +25°C, V_{DD} = 3.3V, V_{SS_EXT} = 0V (Z_S = Z_L = 50 Ω)

Parameter	Condition	Min	Тур	Max	Unit
Operating frequency		10 Hz ¹		8 GHz	
	10 Hz–9 kHz		0.7	1.0	dB
	3000 MHz		0.8	1.1	dB
RFC-RFX insertion loss	6000 MHz		1.0	1.3	dB
	7500 MHz		1.1	1.5	dB
	8000 MHz		1.2	1.6	dB
	10 Hz–9 kHz	70	80		dB
	3000 MHz	40	45		dB
RFX-RFX isolation	6000 MHz	34	39		dB
	7500 MHz	27	32		dB
	8000 MHz	25	31		dB
	10 Hz–9 kHz	74	84		dB
	3000 MHz	40	45		dB
RFC-RFX isolation	6000 MHz	28	33		dB
	7500 MHz	24	29		dB
	8000 MHz	21	27		dB
	10 Hz–9 kHz		24		dB
	3000 MHz		23		dB
Return loss (RFC to active port)	6000 MHz		18		dB
	7500 MHz		14		dB
	8000 MHz		13		dB
	10 Hz–9 kHz		35		dB
	3000 MHz		18		dB
Return loss (terminated port)	6000 MHz		13		dB
	7500 MHz		11		dB
	8000 MHz		10		dB
Cattling time	50% CTRL to 0.05 dB final value (-40 to +85 °C) rising edge		14	18	μs
Settling time	50% CTRL to 0.05 dB final value (–40 to +85 °C) falling edge		15	45	μs
Switching time (T _{SW})	50% CTRL to 90% or 10% RF		5	8	μS
P1dB ¹ input 1 dB compression point RFX–RFC	All bands @ 1:1 VSWR, 100% duty cycle	31	33		dBm
Input IP3	8000 MHz		58		dBm
Input IP2	8000 MHz		100		dBm

Note 1: Maximum operating P_{IN} (50 Ω) is shown in Table 3. Please refer to Figure 4, Figure 5 and Figure 6 when operating the part at low frequency.



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin #	Pin Name	Description
1, 3-6, 8, 9-12, 14-17, 19-22, 24-26, 28, 32	GND	Ground
2	RF4 ²	RF I/O
7	RF2 ²	RF I/O
13	RFC ²	RF common
18	RF1 ²	RF I/O
23	RF3 ²	RF I/O
27	V_{DD}	Supply
29	V1	Switch control input, CMOS logic level
30	V2	Switch control input, CMOS logic level
31	V _{SS_EXT} ¹	External V _{SS} negative voltage
Paddle	GND	Exposed solder pad: Ground for proper operation

Notes:

1. Use V_{SS_EXT} (pin 31, $V_{SS_EXT} = -V_{DD}$) to bypass and disable internal negative voltage generator. Connect V_{SS_EXT} (pin 31) to GND ($V_{SS_EXT} = 0V$) to enable internal negative voltage generator. 2. All RF pins must be DC blocked with an external series capacitor or held at 0 VDC.

Table 3. Operating Ranges

3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3				
Parameter	Min	Тур	Max	Unit
Supply voltage, V _{DD}	3.0	3.3	3.55	٧
Negative power supply voltage ¹ , V _{SS_EXT}	-3.6	-3.3	-3.0	٧
Negative supply current, I_{ss}		-10	-40	μΑ
Power supply current, I_{DD} $V_{DD} = 3.3V$, $V_{SS_EXT} = 0V$, $Temp = +85 ^{\circ}C$		90	160	μΑ
Power supply current, I_{DD} $V_{DD} = 3.6V$, V_{SS_EXT} used			50	μA
Control voltage high (V1, V2)	1.2	1.5	V_{DD}	٧
Control voltage low (V1, V2)	0	0	0.4	٧
Control current, I _{CTRL}			1	μΑ
$\begin{split} P_{\text{IN}} & \text{thru path}^2 \ (50\Omega, \text{RF power in}) \\ 9 & \text{kHz} - 1 \text{GHz} \\ 1 & \text{GHz} - 8 \text{GHz} \\ & (85 ^{\circ}\text{C}, \text{V}_{\text{SS_EXT}} = -3.0\text{V}) \\ & (85 ^{\circ}\text{C}, \text{V}_{\text{SS_EXT}} = 0.0\text{V}) \\ & (85 ^{\circ}\text{C}, \text{V}_{\text{SS_EXT}} = -3.5\text{V}) \end{split}$			Fig. 4–6 30 30 28 27.5	dBm
Max power into termination (50Ω) 9 kHz \leq 6 MHz ^{2,3} 6 MHz–8 GHz ^{2,3}			Fig. 4–6 20	dBm
Max power, hot switching (50Ω) 9 kHz \leq 6 MHz ^{2,3} 6 MHz–8 GHz ^{2,3}			Fig. 4–6 20	dBm
Operating temperature range, T _{OP}	-40		+85	°C

Notes: 1. Applies only when external V_{SS} power supply is used. Otherwise, $V_{SS_EXT} = 0$.

^{2. 100%} duty cycle (-40 to +85 °C, 1:1 VSWR).

^{3.} Do not exceed 20 dBm.



Table 4. Absolute Maximum Ratings

Parameter	Min	Max	Unit
Maximum junction temperature		+150	°C
Storage temperature range, T _{ST}	-60	+150	°C
Supply voltage, V _{DD}	-0.3	4	V
Control voltage (V1, V2)		4	V
P_{IN} thru path ² (50Ω, RF power in) 9 kHz – 1 GHz 1 GHz – 8 GHz (85 °C, V _{SS_EXT} = -3.0V) (85 °C, V _{SS_EXT} = 0.0V) (85 °C, V _{SS_EXT} = -3.5V)		Fig. 4–6 30 30 28 27.5	dBm
Max power into termination (50Ω) 9 kHz \leq 6 MHz ¹ 6 MHz–8 GHz		Fig. 4–6 20	dBm
ESD voltage HBM ² RFC All pins ESD voltage CDM ³ , all pins		2000 1000 450	V V
ESD voltage MM ⁴ , all pins		100	V

Notes: 1. Do not exceed 20 dBm.

- 2. Human body model (MIL-STD 883 Method 3015).
- 3. Charged device model (JEDEC JESD22-C101).
- 4. Machine model (JEDEC JESD22-A115-A).

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

Latch-Up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Switching Frequency

The PE42540 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 31 = GND). The rate at which the PE42540 can be switched is only limited to the switching time ($Table\ 1$) if an external negative supply is provided at (pin 31 = $V_{SS\ EXT}$).

Optional External Vss

For proper operation, the V_{SS_EXT} pin must be grounded or tied to the Vss voltage specified in *Table 3*. When the V_{SS_EXT} pin is grounded, FETs in the switch are biased with an internal voltage generator. For applications that require the lowest possible spur performance, V_{SS_EXT} can be applied externally to bypass the internal negative voltage generator.

Spurious Performance

The typical spurious performance of the PE42540 is -144 dBm when $V_{SS_EXT} = 0V$ (pin 31 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting $V_{SS_EXT} = -V_{DD}$.

Table 5. Truth Table

State	V1	V2
RF1 on	0	0
RF2 on	1	0
RF3 on	0	1
RF4 on	1	1

Moisture Sensitivity Level

The moisture sensitivity level rating for the PE42540 in the 32-lead 5×5 mm LGA package is MSL3.



Low Frequency Operation

Table 6 shows the minimum and maximum voltage limits when operating the device under various V_{DD} and V_{SS_EXT} voltage conditions below 9 kHz. Refer to *Figures 4, 5* and 6 to determine the maximum operating power over the frequency range of the device.

Table 6. Instantaneous RF Voltage Limits for Operation Below 9 kHz

V _{DD}	V _{SS_EXT}	Minimum Peak Voltage at RF Port	Maximum Peak Voltage at RF Port
≥ 3.0	0.0	-0.2	1.2
3.0	-3.0	-0.6	1.6
3.3	-3.3	-0.3	1.3
3.5	-3.5	-0.1	1.1
3.6	-3.6	0.0	1.0

Maximum Operating Power vs Frequency

Figures 4, 5 and 6 show the power limit of the device will increase with frequency. As the frequency increases, the contours and maximum power limit will increase as shown in the curves.

Thermal Data

Psi-JT (ψ_{JT}), junction top-of-package, is a thermal metric to estimate junction temperature of a device on the customer application PCB (JEDEC JESD51–2).

$$\psi_{JT} = (T_J - T_T)/P$$

where

 ψ_{JT} = junction-to-top of package characterization parameter, °C/W

 T_J = die junction temperature, °C

 T_T = package temperature (top surface, in the center), °C

P = power dissipated by device, Watts

Table 7. Thermal Data for PE42540

Parameter	Тур	Unit
Ψл	79	°C/W
$\Theta_{ m JA}$, junction-to-ambient thermal resistance	128	°C/W

www.psemi.com



Figure 4. Maximum Operating Power vs Frequency (T_{ambient} = +25 °C)




Figure 5. Maximum Operating Power vs Frequency (T_{ambient} = +50 °C)





Figure 6. Maximum Operating Power vs Frequency (T_{ambient} = +85 °C)



©2010-2017 Peregrine Semiconductor Corp. All rights reserved.

Document No. DOC-77985-2

UltraCMOS® RFIC Solutions



Figure 7. Insertion Loss vs V_{DD} (Temp = +25°C, $V_{SS\ EXT}$ = 0)




Figure 9. Insertion Loss




Figure 11. Isolation: RFX-RFX vs Temp




Figure 8. Insertion Loss vs Temp $(V_{DD} = 3.3V, V_{SS EXT} = 0)$




Figure 10. Isolation: RFX-RFX vs V_{DD} (Temp = +25 °C, $V_{SS\ EXT}$ = 0)




Figure 12. Isolation: RFX-RFC vs V_{DD}






Figure 13. Isolation: RFX-RFC vs Temp $(V_{DD} = 3.3V, V_{SS EXT} = 0)$




Figure 15. Active Port Return Loss vs Temp $(V_{DD} = 3.3V, V_{SS EXT} = 0)$




Figure 17. Terminated Port Return Loss vs Temp $(V_{DD} = 3.3V, V_{SS_EXT} = 0)$




Figure 14. Active Port Return Loss vs V_{DD} (Temp = +25 °C, V_{SS_EXT} = 0)




Figure 16. Terminated Port Return Loss vs V_{DD} (Temp = +25 °C, V_{SS_EXT} = 0)




Figure 18. RFC Port Return Loss vs V_{DD} (Temp = +25 °C, V_{SS_EXT} = 0)






Figure 19. RFC Port Return Loss vs Temp $(V_{DD} = 3.3V, V_{SS EXT} = 0)$





Figure 20. Linearity Performance




www.psemi.com

Evaluation Kit


The SP4T switch evaluation board was designed to ease customer evaluation of Peregrine's PE42540. The RF common port is connected through a 50Ω transmission line via the top SMA connector, J1. RF1, RF2, RF3 and RF4 are connected through 50Ω transmission lines via SMA connectors J2, J4, J3 and J5, respectively. A through 50Ω transmission is available via SMA connectors J6 and J7. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

Figure 21. Evaluation Board Layout



PRT-28605

Figure 22. Evaluation Board Schematic



DOC-32927



Figure 23. Package Drawing




Figure 24. Marking Specifications




YYWW = Date Code

ZZZZZZ = Assembly lot code (maximum seven characters)




Figure 25. Tape and Reel Drawing



Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.02
- 2. Camber not to exceed 1 mm in 100 mm
- 3. Material: PS + C
- 4. Ao and Bo measured as indicated
- 5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier $\,$
- 6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole

Ao = 5.25 ± 0.05 mm Bo = 5.25 ± 0.05 mm Ko = 1.1 ± 0.05 mm



Device Orientation in Tape

Table 8. Ordering Codes for PE42540

Order Code	Description	Package	Shipping Method
PE42540E-Z	PE42540 SP4T RF switch	Green 32-lead 5 × 5 mm LGA	3000 units/T&R
EK42540-06	PE42540 Evaluation kit	Evaluation kit	1/Box

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

<u>Advance Information</u>: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. <u>Preliminary Specifications</u>: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product Specifications</u>: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or inddental damages, arising out of the use of its products in such applications.

such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

©2010-2017 Peregrine Semiconductor Corp. All rights reserved.

Document No. DOC-77985-2

UltraCMOS® RFIC Solutions