Power MOSFET

100 V, 15 m Ω , 55 A, Single N-Channel

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS6B14NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	100	V
Gate-to-Source Voltage			V _{GS}	±16	V
Continuous Drain Cur-		T _C = 25°C	I _D	55	Α
rent $R_{\theta JC}$ (Notes 1, 2, 3)	Steady State	T _C = 100°C		39	
Power Dissipation		T _C = 25°C	P_{D}	94	W
R _{θJC} (Notes 1, 2)		T _C = 100°C		47	
Continuous Drain Cur-		T _A = 25°C	I _D	11	Α
rent $R_{\theta JA}$ (Notes 1, 2, 3)	Steady	T _A = 100°C		8.0	
Power Dissipation	State	T _A = 25°C	P _D	3.8	W
R _{θJA} (Notes 1 & 2)		T _A = 100°C		1.9	
Pulsed Drain Current	d Drain Current $T_A = 25^{\circ}C$, $t_p = 10 \mu s$			140	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to + 175	ç
Source Current (Body Diode)			Is	60	Α
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, $I_{L(pk)}$ = 24 A, L = 0.1 mH, R_G = 25 Ω)			E _{AS}	29	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	15 mΩ @ 10 V	55 A



N-CHANNEL MOSFET



A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•	•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				80		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	I_{DSS} $V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$				10	^
		V _{DS} = 80 V	T _J = 125°C			100	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 16 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		2.0		4.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-8.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 20 A		12.2	15	mΩ
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 50 V			1300		pF
Output Capacitance	C _{OSS}				260		
Reverse Transfer Capacitance	C _{RSS}				18		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 20 \text{ A}$ $T_J = 25^{\circ}\text{C}$			20		nC
Threshold Gate Charge	Q _{G(TH)}				2.2		
Gate-to-Source Charge	Q_{GS}				6.4		
Gate-to-Drain Charge	Q_{GD}				6.5		
Plateau Voltage	V_{GP}				5.4		V
Gate Resistance	R_{G}				1.0		Ω
SWITCHING CHARACTERISTICS (Note 5)				•	•	•	•
Turn-On Delay Time	t _{d(ON)}				9.6		
Rise Time	t _r	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V},$ $I_{D} = 20 \text{ A}, R_{G} = 1.0 \Omega$			39		- ns
Turn-Off Delay Time	t _{d(OFF)}				16.6		
Fall Time	t _f				6.8		
DRAIN-SOURCE DIODE CHARACTERISTIC	s			•	•	•	•
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 20 A	T _J = 25°C		0.83	1.2	.,
			T _J = 125°C		0.8		V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 20 \text{ A}$			45		ns
Charge Time	t _a				23		
Discharge Time	t _b				22		
Reverse Recovery Charge	Q _{RR}				50		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. G_{FS} vs. I_D

Figure 13. I_{PEAK} vs. T_{AV}




Figure 14. Thermal Response


DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS6B14NT1G	6B14N	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS6B14NWFT1G	6B14WF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS6B14NT3G	6B14N	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS6B14NWFT3G	6B14WF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE M



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative