# **Power MOSFET** 120 Amps, 60 Volts N-Channel D<sup>2</sup>PAK, TO-220

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- Avalanche Energy Specified
- AEC Q101 Qualified NVB5426N
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C Unless otherwise specified)

Para	Symbol	Value	Unit		
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	ge – Conti	nuous	V <sub>GS</sub>	±20	V
Gate-to-Source Voltage - Nonrepetitive (Tp < 10 µs)			V <sub>GS</sub>	30	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	120	Α
Current R <sub>θJC</sub> (Note 1)	State	$T_C = 100^{\circ}C$		85	
Power Dissipation R <sub>θJC</sub> (Note 1)	Steady State	T <sub>C</sub> = 25°C	P <sub>D</sub>	215	W
Pulsed Drain Current	Current t <sub>p</sub> = 10 μs			260	Α
Operating and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			Is	60	Α
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 50 \ V_{dc}, \ V_{GS} = 10 \ V_{dc}, \ I_{L(pk)} = 70 \ A,$ L = 0.3 mH, $R_G = 25 \ \Omega$ )			E <sub>AS</sub>	735	mJ
Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds			T <sub>L</sub>	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) Steady State (Note 1)	$R_{ heta JC}$	0.7	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [1 oz] including traces).





# ON Semiconductor®

#### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX (Note 1)		
60 V	$6.0~\text{m}\Omega$ @ $10~\text{V}$	120 A		

#### N-Channel





### **MARKING DIAGRAMS** & PIN ASSIGNMENTS



#### ORDERING INFORMATION

= Work Week

ww

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C Unless otherwise specified)

Characteristics	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>DS</sub> = 0 V,	I <sub>D</sub> = 250 μA	60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				64		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 150°C			25	1
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	/ <sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = V_{DS}$	I <sub>D</sub> = 250 μA	2.0	3.1	4.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(th)</sub> /T <sub>J</sub>				9.2		mV/°C
Drain-to-Source On Voltage	V <sub>DS(on)</sub>	V <sub>GS</sub> = 10 \	V, I <sub>D</sub> = 60 A		0.3	0.36	V
		V <sub>GS</sub> = 10 V, I <sub>D</sub>	= 60 A, 150°C		0.6		1
Static Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 \	V, I <sub>D</sub> = 60 A		4.9	6.0	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 \	V, I <sub>D</sub> = 20 A		65		S
CHARGES, CAPACITANCES & GATE RESIST	ANCE						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	', V <sub>GS</sub> = 0 V, MHz		5800		pF
Output Capacitance	C <sub>oss</sub>	f = 1 MHz			1000		1
Transfer Capacitance	C <sub>rss</sub>				370		1
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V,	V <sub>DS</sub> = 48 V,		150	170	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	- I <sub>D</sub> = 60 A			6.0		1 - 1
Gate-to-Source Charge	Q <sub>GS</sub>				28		
Gate-to-Drain Charge	Q <sub>GD</sub>				67		
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = 10 V	(Note 3)			•		•	•
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>GS</sub> = 10 V,	V <sub>DD</sub> = 48 V,		15		ns
Rise Time	t <sub>r</sub>	$I_{D} = 60 A,$	$R_G = 3.0 \Omega$		100		1
Turn-Off Delay Time	t <sub>d(off)</sub>				105		
Fall Time	t <sub>f</sub>				95		
DRAIN-SOURCE DIODE CHARACTERISTICS	3					•	•
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C		0.88	1.1	$V_{dc}$
		I <sub>S</sub> = 60 A	T <sub>J</sub> = 100°C		0.78		1
Reverse Recovery Time	t <sub>rr</sub>	$I_S = 60 A_{dc}, V_{GS} = 0 V_{dc},$ $dI_S/dt = 100 A/\mu s$			75		ns
Charge Time	ta				50		1
Discharge Time	t <sub>b</sub>				25		1
Reverse Recovery Stored Charge	Q <sub>RR</sub>				235		μC


# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTP5426N	TO-220AB (Pb-Free)	50 Units / Rail
NTB5426NT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel
NVB5426NT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

### TYPICAL CHARACTERISTICS



240  $V_{DS} \ge 10 \text{ V}$ 200 ID, DRAIN CURRENT (A) 160 120 T<sub>J</sub> = 125°C 80 T<sub>J</sub> = 25°C 40 = -55°C 0 3 5 6

V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

# **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response


#### PACKAGE DIMENSIONS




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.340	0.380	8.64	9.65	
В	0.380	0.405	9.65	10.29	
С	0.160	0.190	4.06	4.83	
D	0.020	0.035	0.51	0.89	
E	0.045	0.055	1.14	1.40	
F	0.310	0.350	7.87	8.89	
G	0.100	BSC	2.54 BSC		
Н	0.080	0.110	2.03	2.79	
J	0.018	0.025	0.46	0.64	
K	0.090	0.110	2.29	2.79	
L	0.052	0.072	1.32	1.83	
M	0.280	0.320	7.11	8.13	
N	0.197 REF		5.00 REF		
P	0.079 REF		2.00 REF		
R	0.039	REF	0.99 REF		
S	0.575	0.625	14.60	15.88	
V	0.045	0.055	1.14	1.40	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN




## **SOLDERING FOOTPRINT\***




\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AG** 





#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS		
DIM	MIN	MIN MAX MIN		MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.036	0.64	0.91	
F	0.142	0.161	3.61	4.09	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.161	2.80	4.10	
J	0.014	0.025	0.36	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
5	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

#### STYLE 5:

PIN 1. GATE

- 2. 3. DRAIN
  - SOURCE
- DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative