MOSFET - Power, Dual, P-Channel, SOIC-8 6 A, 20 V

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SOIC-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- These Devices are Pb-Free and are RoHS Compliant
- NVMD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable

Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V_{GS}	±12	V
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 70°C Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D I _D I _{DM}	62.5 2.0 -7.8 -5.7 0.5 -3.89 -40	°C/W W A A W A
Thermal Resistance – Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 70°C Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _D P _D I _D I _D I _D	98 1.28 -6.2 -4.6 0.3 -3.01 -35	°C/W W A A W A
Thermal Resistance – Junction-to-Ambient (Note 3) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 70°C Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 4) Operating and Storage Temperature Range	R _{θJA} P _D I _{DM}	166 0.75 -4.8 -3.5 0.2 -2.48 -30	°C/W W A A W A A
operating and otorage remperature ridings	·J, ·sig	+150	
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J=25^{\circ}C$ ($V_{DD}=-20$ Vdc, $V_{GS}=-5.0$ Vdc, Peak $I_L=-5.0$ Apk, $L=40$ mH, $R_G=25$ Ω)	E _{AS}	500	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz. Cu 0.06" thick single sided), t = 10 seconds.



ON Semiconductor®


www.onsemi.com

6 AMPERES, 20 VOLTS



MARKING DIAGRAM & PIN ASSIGNMENT





E6P02 = Specific Device Code A = Assembly Location

Y = Year WW = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD6P02R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NVMD6P02R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

NTMD6D02 NVMD6D02

	NIWDOPUZ, NVWDOPUZ
2. 3. 4.	Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz. Cu 0.06 " thick single sided), t = steady state. Minimum FR-4 or G-10 PCB, t = steady state. Pulse Test: Pulse Width = 300 μ s, Duty Cycle = 2%.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)*

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•	•
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -250 μAdc) Temperature Coefficient (Positive)		V _{(BR)DSS}				Vdc
			-20 -	- -11.6	_	mV/°C
Zero Gate Voltage Drain Current		I _{DSS}				μAdc
$(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 25^{\circ}\text{C})$		1000	_	-	-1.0	pa tao
$(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{GS})$	j = 70°C)		-	-	-5.0	
Gate-Body Leakage Current (V _{GS} = -12 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	_	_	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +12 Vdc, V _{DS} = 0 Vdc)			_	_	100	nAdc
ON CHARACTERISTICS				<u> </u>		1
Gate Threshold Voltage		V _{GS(th)}				Vdc
$(V_{DS} = V_{GS}, I_{D} = -250 \mu\text{Adc})$		=:= (:::)	-0.6 -	-0.88 2.6	-1.20 -	mV/°C
Temperature Coefficient (Negative)				2.0		
Static Drain-to-Source On-State R $(V_{GS} = -4.5 \text{ Vdc}, I_D = -6.2 \text{ Adc})$	esistance	R _{DS(on)}	_	0.027	0.033	Ω
$(V_{GS} = -2.5 \text{ Vdc}, I_D = -5.0 \text{ Adc})$ $(V_{GS} = -2.5 \text{ Vdc}, I_D = -3.1 \text{ Adc})$			<u> </u>	0.038 0.038	0.050	
Forward Transconductance ($V_{DS} = -3.1 \text{ Auc}$)	10 Vdo I- 6 2 Ado)	G		15	_	Mhos
DYNAMIC CHARACTERISTICS	-10 vac, ID = -0.2 Auc)	9FS		15	_	IVITIOS
Input Capacitance		C _{iss}	_	1380	1700	pF
Output Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{oss}		515	775	
Reverse Transfer Capacitance	f = 1.0 MHz)	C _{rss}	_	250	450	
SWITCHING CHARACTERISTICS (L Notes 5 and 6)	155				
Turn-On Delay Time	,	t _{d(on)}	_	15	25	ns
Rise Time	(V _{DD} = -10 Vdc, I _D = -1.0 Adc,	t _r	_	20	50	
Turn-Off Delay Time	$V_{GS} = -10 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t _{d(off)}	_	85	125	1
Fall Time		t _f	_	50	110	1
Turn-On Delay Time		t _{d(on)}	_	17	_	ns
Rise Time	- (V _{DD} = −16 Vdc, I _D = −6.2 Adc,	t _r	_	65	_	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc},$ $R_{G} = 6.0 \Omega)$	t _{d(off)}	_	50	_	
Fall Time		t _f	_	80	_	1
Total Gate Charge		Q _{tot}	_	20	35	nC
Gate-Source Charge	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc},$	Q _{gs}	_	4.0	_	
Gate-Drain Charge	I _D = -6.2 Adc)	Q _{gd}	_	8.0	_	†
BODY-DRAIN DIODE RATINGS (No	ote 5)	yμ			<u> </u>	
Diode Forward On-Voltage	$(I_S = -1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	_	-0.80	-1.2	Vdc
	$(I_S = -1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	35	-	-0.65	_	
Diode Forward On-Voltage		V_{SD}	- -	-0.95 -0.80	- -	Vdc
Reverse Recovery Time		t _{rr}	_	50	80	ns
	$(I_S = -1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t _a	_	20	_	1
	dl _S /dt = 100 A/μs)	t _r	_	30	_	1

^{5.} Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperature.

^{*}Handling precautions to protect against electrostatic discharge are mandatory.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Gate–To–Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Diode Reverse Recovery Waveform

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AK



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751-01 THRU 751-06 ARE OBSOLETE. NEW
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC 0.050 BS		0 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 ° 8		
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 11:

- PIN 1. SOURCE 1
 - 2. GATE 13. SOURCE 2
 - 3. SOURCE:
 - 5. DRAIN 2
 - 6. DRAIN 2
 - 7. DRAIN 1 8. DRAIN 1

SCALE 6:1 $\left(\frac{\text{mm}}{\text{inches}}\right)$

SOLDERING FOOTPRINT



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative