
Dual 2-Input AND Gate


The NLX2G08 is an advanced high-speed dual 2-input CMOS AND gate in ultra-small footprint.

The NLX2G08 input structures provide protection when voltages up to 7.0 volts are applied, regardless of the supply voltage.

Features

- High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5.0$ V
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Low Power Dissipation: $I_{CC} = 1 \mu A$ (Max) at $T_A = 25^{\circ}C$
- 24 mA Balanced Output Sink and Source Capability
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input Pins
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant









Figure 2. Logic Symbol


FUNCTION TABLE ...

	Y = AB	
Inp	uts	Output
A	В	Y
L	L	L
L	н	L
н	L	L
н	Н	Н
H = HIGH	l Loaic Le	vel

L = LOW Logic Level








PIN ASSIGNMENT

Pin	Function (UQFN8)	Function (ULLGA/ UDFN)
1	Y1	A1
2	B2	B1
3	A2	Y2
4	GND	GND
5	Y2	A2
6	B1	B2
7	A1	Y1
8	V _{CC}	V _{CC}



ON Semiconductor®

www.onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

© Semiconductor Components Industries, LLC, 2015

June, 2015 - Rev. 6

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
V _{IN}	DC Input Voltage	-0.5 to +7.0	V
V _{OUT}	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
Ι _{ΙΚ}	DC Input Diode Current V _{IN} < GND	-50	mA
I _{OK}	DC Output Diode Current V _{OUT} < GND	-50	mA
Ι _Ο	DC Output Source/Sink Current	±50	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	TBD	°C
TJ	Junction Temperature Under Bias	TBD	°C
θ_{JA}	Thermal Resistance (Note 1)	TBD	°C/W
PD	Power Dissipation in Still Air at 85°C	TBD	mW
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	TBD TBD N/A	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 125°C (Note 5)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
Tested to EIA/JESD22-A114-A.
Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Power DC Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
V _{IN}	Digital Input Voltage (Note 6)		0	5.5	V
V _{OUT}	Output Voltage		0	V _{CC}	V
T _A	Operating Free–Air Temperature		-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 1.8 V \pm 0.15 V \\ V_{CC} = 2.5 V \pm 0.2 V \\ V_{CC} = 3.3 V \pm 0.3 V \\ V_{CC} = 5.0 V \pm 0.5 V$	0 0 0 0	20 20 10 5	ns/V

6. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.


DC ELECTRICAL CHARACTERISTICS

			V _{CC}	т	_A = 25°	с	T _A ≤	85°C	T _A = -{ +12		
Symbol	Parameter	Condition	(V)	Min	Тур	Мах	Min	Max	Min	Max	Unit
V _{IH}	High-Level Input Voltage		1.65 2.3 to 5.5	0.75 x V _{CC} 0.7 x V _{CC}			0.75 x V _{CC} 0.7 x V _{CC}		0.75 x V _{CC} 0.7 x V _{CC}		V
VIL	Low-Level Input Voltage		1.65 2.3 to 5.5			0.25 x V _{CC} 0.3 x V _{CC}		0.25 x V _{CC} 0.3 x V _{CC}		0.25 x V _{CC} 0.3 x V _{CC}	V
V _{OH}	High-Level Output Voltage		1.65 to 5.5	V _{CC} – 0.1	V _{CC}		V _{CC} - 0.1		V _{CC} - 0.1		V
			1.65 2.3 2.7 3.0 3.0 4.5	1.29 1.9 2.2 2.4 2.3 3.8	1.5 2.1 2.4 2.7 2.5 4.0		1.29 1.9 2.2 2.4 2.3 3.8		1.29 1.9 2.2 2.4 2.3 3.8		
V _{OL}	Low–Level Output Voltage		1.65 to 5.5			0.1		0.1		0.1	V
			1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.20 0.22 0.28 0.38 0.42	0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55	
I _{IN}	Input Leakage Current	$0 \le V_{IN} \le 5.5 \text{ V}$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{OFF}	Power–Off Input Leakage Current	V _{IN} = 5.5 V	0			1.0		10		10	μΑ
I _{CC}	Quiescent Supply Current	$0 \le V_{IN} \le 5.5 V$	5.5			1.0		10		10	μΑ

AC ELECTRICAL CHARACTERISTICS $t_R = t_F = 2.5 \text{ ns}$


		V _{CC}		т	_ _A = 25°	с	T _A ≤	85°C	~	-55°C 25°C	
Symbol	Parameter	(V)	Test Condition	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH}	Propagation Delay	1.65 to 1.95	$R_L = 1 M\Omega, C_L = 15 pF$	2.0	5.7	10.5	2.0	11.0	2.0	11.2	ns
t _{PHL}	Input A to Output	2.3 to 2.7	R_L = 1 M Ω , C_L = 15 pF	1.2	3.5	5.8	1.2	6.2	1.2	6.3	
		3.0 to 3.6	R_L = 1 M Ω , C_L = 15 pF	0.8	2.6	3.9	0.8	4.3	0.8	4.7	
			$R_L = 500 \ \Omega, \ C_L = 50 \ pF$		3.2	4.8		5.2		5.3	
		4.5 to 5.5	R_L = 1 M Ω , C_L = 15 pF		1.9	3.1		3.3	0.5	4.0	
			$R_L = 500 \ \Omega, \ C_L = 50 \ pF$		2.5	3.7		4.0		4.3	
C _{IN}	Input Capacitance	5.5	$V_{IN} = 0 V \text{ or } V_{CC}$		2.5						pF
C _{PD}	Power Dissipation Capacitance (Note 7)	3.3 5.5	10 MHz, V _{IN} = 0V or V _{CC}		9 11						pF

7. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.



PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1 MHz; $t_W = 500$ ns

Figure 3. Switching Waveform



A 1-MHz square input wave is recommended for propagation delay tests.


Figure 4. Test Circuit


ORDERING INFORMATION

Device	Package	Shipping [†]
NLX2G08MUTCG	UQFN8 (Pb-Free)	3000 / Tape & Reel
NLX2G08AMX1TCG	ULLGA8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX2G08BMX1TCG	ULLGA8, 1.6 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLX2G08CMX1TCG	ULLGA8, 1.45 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel
NLX2G08DMUTCG*	UDFN8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX2G08DMUTWG*	UDFN8, 1.95 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX2G08EMUTCG	UDFN8, 1.6 x 1.0, 0.4P (Pb–Free)	3000 / Tape & Reel
NLX2G08FMUTCG	UDFN8, 1.45 x 1.0, 0.35P (Pb–Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *These device differ only in tape and reel pin 1 orientation.


PACKAGE DIMENSIONS






- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP. 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.


	MILLIMETERS						
DIM	MIN	MAX					
Α	0.45	0.55					
A1	0.00	0.05					
A3	0.13 REF						
b	0.15	0.25					
D	1.60	BSC					
Е	1.00	BSC					
е	0.40	BSC					
L	0.25	0.35					
L1	0.30	0.40					




*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS









*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS





NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP. 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.



RECOMMENDED **SOLDERING FOOTPRINT*** 7X ^{8X} 0.30 0.49 1.24 1

0.54


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.50

PITCH


DIMENSIONS: MILLIMETERS


PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS






BOTTOM VIEW

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.
- PACKAGE IS ALLOWED.


	MILLIMETERS					
DIM	MIN	MAX				
Α		0.40				
A1	0.00 0.05					
b	0.15	0.25				
D	1.45 BSC					
Е	1.00	BSC				
е	0.35	BSC				
L	0.25	0.35				
L1	0.30	0.40				


MOUNTING FOOTPRINT SOLDERMASK DEFINED*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS






- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS					
DIM	MIN	MAX				
Α		0.40				
A1	0.00	0.05				
b	0.15	0.25				
D	1.60 BSC					
Е	1.00	BSC				
е	0.40	BSC				
L	0.25	0.35				
L1	0.30	0.40				


MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS






NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm EPOM THE TERMINAL TIP
- a.30 mm FROM THE TERMINAL TIP.
 a. MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.



MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specification by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgicial implant into the applications intended to support or sustain life, or for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and easonable attorney fees arising out of, directly or indirectly, any claims or unauthorized use portor unauthorized use, and edita science and subject or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information

For additional information, please contact your local Sales Representative

NLX2G08/D