# Quad 2-Input Data Selectors / Multiplexers


# **High-Performance Silicon-Gate CMOS**

The MC74HC157A is identical in pinout to the LS157. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device routes 2 nibbles (A or B) to a single port (Y) as determined by the Select input. The data is presented at the outputs in noninverted form. A high level on the Output Enable input sets all four Y outputs to a low level.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 82 FETs or 20.5 Equivalent Gates

#### LOGIC DIAGRAM



### **FUNCTION TABLE**

Inp		
Output Enable	Select	Outputs Y0 – Y3
Н	Х	L
L	L	A0-A3
L	Н	B0-B3

X = don't care A0 – A3, B0 – B3 = the levels of the respective Data—Word Inputs.




# ON Semiconductor

### http://onsemi.com

## MARKING DIAGRAMS



PDIP-16 N SUFFIX CASE 648





SO-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

# PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MC74HC157AN	PDIP-16	2000 / Box
MC74HC157AD	SOIC-16	48 / Rail
MC74HC157ADR2	SOIC-16	2500 / Reel
MC74HC157ADT	TSSOP-16	96 / Rail
MC74HC157ADTR2	TSSOP-16	2500 / Reel

#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
l <sub>out</sub>	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, V <sub>CC</sub> and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
VCC	DC Supply Voltage (Referenced to GN	DC Supply Voltage (Referenced to GND)			V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types			+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}}  \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low–Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V}$ $ I_{\text{out}}  \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
VOH	Minimum High–Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\begin{aligned} \text{V}_{\text{in}} = \text{V}_{\text{IH}} &  \text{I}_{\text{out}}  \leq 2.4 \text{ mA} \\  \text{I}_{\text{out}}  \leq 6.0 \text{ mA} \\  \text{I}_{\text{out}}  \leq 7.8 \text{ mA} \end{aligned}$	4.5	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	
VOL	Maximum Low–Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out}  \le 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{aligned} V_{\text{in}} = V_{\text{IL}} &  I_{\text{Out}}  \leq 2.4 \text{ mA} \\  I_{\text{Out}}  \leq 6.0 \text{ mA} \\  I_{\text{out}}  \leq 7.8 \text{ mA} \end{aligned}$	4.5	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

<sup>†</sup>Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
lin	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	± 0.1	± 1.0	± 1.0	μА
loz	Maximum Three–State Leakage Current	Output in High–Impedance State V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>out</sub> = V <sub>CC</sub> or GND	6.0	± 0.5	± 5.0	± 10	μА
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	4.0	40	160	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_f = t_f = 6.0 \text{ ns}$ )

			Guaranteed Limit			
Symbol	Parameter	v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 4)	2.0 3.0 4.5 6.0	105 65 21 18	130 85 26 22	160 115 32 27	ns
tPLH, tPHL	Maximum Propagation Delay, Select to Output Y (Figures 2 and 4)	2.0 3.0 4.5 6.0	110 70 22 19	140 90 28 24	165 115 33 28	ns
tPLH, tPHL	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 4)	2.0 3.0 4.5 6.0	100 60 20 17	125 80 25 21	150 110 30 26	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance		10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Per Package)*	33	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

### **PIN DESCRIPTIONS**

#### **INPUTS**

#### A0, A1, A2, A3 (Pins 2, 5, 11, 14)

Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

#### B0, B1, B2, B3 (Pins 3, 6, 10, 13)

Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

#### **OUTPUTS**

## Y0, Y1, Y2, Y3 (Pins 4, 7, 9, 12)

Data outputs. The selected input Nibble is presented at these outputs when the Output Enable input is at a low level.

The data present on these pins is in its noninverted form. For the Output Enable input at a high level, the outputs are at a low level.

# CONTROL INPUTS Select (Pin 1)

Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

## Output Enable (Pin 15)

Output Enable input. A low level on this input allows the selected input data to be presented at the outputs. A high level on this input sets all outputs to a low level.

#### SWITCHING WAVEFORMS




Figure 1. HC157A




Figure 2. Y versus Select, Noninverted






Figure 3. HC157A



\*Includes all probe and jig capacitance


Figure 4. Test Circuit

# **EXPANDED LOGIC DIAGRAM**



# **PACKAGE DIMENSIONS**

## PDIP-16 **N SUFFIX** CASE 648-08 ISSUE R



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- Y14.5M, 1982.

  CONTROLLING DIMENSION: INCH.


  DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  ROUNDED CORNERS OPTIONAL.

	INC	псс	NAIL LINA	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.070	1.02	1.77	
G	0.	100 BSC	2.54 BSC		
Н	0.	050 BSC	1	.27 BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10°	
S	0.020	0.040	0.51	1.01	





#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


  5. DIMENSION DIDDES NOT INCLUDE SAMMAD.

- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

# **PACKAGE DIMENSIONS**

## TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE O**



#### NOTES:

- OTES.
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH.
  PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR
- PROTRUSION SHALL NOT EXCEED

  0.25 (0.010) PER SIDE.

  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
   DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE —W—.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.90	5.10	0.193	0.200		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65 BSC		0.026 BSC			
Н	0.18	0.28	0.007	0.011		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L		6.40 BSC 0.252 BS		BSC		
M	n٥	00	U o	00		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular without during induction of the any products neighborhood any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com

**Phone**: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

## **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.