August 2001 Revised October 2006

FSTUD32450 Configurable 4-Bit to 40-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting

General Description

FAIRCHILD

SEMICONDUCTOR

The Fairchild Universal Bus Switch FSTUD32450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit...40-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTUD32450 is designed to allow "customer" configuration control of the enable connections. The device can be organized as either a ten 4-bit, eight 5-bit, four 10-bit, two 20-bit or one 40-bit enabled bus switch. Also achievable are 8-bit and 16-bit enabled configurations (see Functional Description). The device's bit configuration is controlled through select pin logic. (see Truth Table). When \overline{OE}_x is HIGH, the switch is OPEN.

The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC®TM) senses undershoot at the I/O, and responds by preventing voltage differentials from developing and turning the switch on.

Another innovative device feature is the addition of a level shifting select pin, "S₂ and S₅". When S₂ and S₅ are LOW, the device behaves as a standard N-MOS switch. When S₂ and S₅ are HIGH, a diode to V_{CC} is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

Features

- Undershoot protected to -2V (A and B Ports)
 Voltage level shifting
- $\blacksquare 4\Omega \text{ switch connection between two ports}$
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Notes AN-5008 and AN-5021 for UHC details
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Applications Note

Select pins S₀, S₁, S₂, S₃, S₄ and S₅ are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

 $\frac{40\text{-bit}}{OE_1}$ and the \overline{OE}_6 pins to together.

Ordering Code:

Order Number	Package Number	Package Description
STUD32450G Note 1)(Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Note 1: Ordering code	"G" indicates Trays.	
Note 2: Devices also a	vailable in Tape and Reel. S	Specify by appending the suffix letter "X" to the ordering code.
UHC®™ is a registered	l trademark of Fairchild Sen	niconductor Corporation

Shifting

FSTUD32450

Connection Diagram					
Pin A	Assignment for FBGA				
	123456				
A	000000				
Β	000000				
U	ŏŏŏŏŏŏ				
۵	000000				
ш	000000				
ш	000000				
J	000000				
т	000000				
ب	000000				
¥	000000				
ب	000000				
Σ	000000				
z	000000				
٩.	000000				
н	000000				
H	000000				
Л	000000				
>	000000				
8	000000				

(Top Thru View)

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4,$	Bus Switch
$\overline{OE}_5, \overline{OE}_6, \overline{OE}_7, \overline{OE}_8$	Enables
$\overline{OE}_9, \overline{OE}_{10}$	
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B
S ₀ , S ₁ , S ₃ , S ₄	Bit Configuration Enables
S ₂ , S ₅	Level Shifting Diode Enables

FBGA Pin Assignments

	1	2	3	4	5	6
Α	1A ₄	1A ₂	OE ₁	\overline{OE}_2	1B ₂	1B ₄
В	1A ₆	1A ₅	1A ₁	1B ₁	1B ₅	1B ₆
С	1A ₈	1A ₇	1A ₃	1B ₃	1B ₇	1B ₈
D	1A ₁₀	1A ₉	GND	\overline{OE}_5	1B ₉	1B ₁₀
Е	2A ₂	2A ₁	S ₀	V _{CC}	2B ₁	2B ₂
F	2A ₄	2A ₃	S ₁	S ₂	2B3	2B ₄
G	2A ₆	2A ₅	V _{CC}	GND	2B ₅	2B ₆
Н	2A ₈	2A ₇	GND	GND	2B ₇	2B ₈
J	2A ₁₀	2A ₉	GND	GND	2B ₉	2B ₁₀
к	\overline{OE}_4	OE ₈	GND	GND	OE ₉	\overline{OE}_3
L	3A ₁₀	3A ₉	GND	GND	3B ₉	3B ₁₀
М	3A ₈	3A ₇	GND	GND	3B ₇	3B ₈
Ν	3A ₆	3A ₅	GND	V _{CC}	3B ₅	3B ₆
Р	3A4	3A ₃	S ₅	S ₄	3B3	3B ₄
R	3A ₂	3A ₁	V _{CC}	S ₃	3B ₁	3B ₂
т	4A ₁₀	4A ₉	OE ₁₀	GND	4B ₉	4B ₁₀
U	4A ₈	4A ₇	4A ₃	4B ₃	4B ₇	4B ₈
v	4A ₆	4A ₅	4A ₁	4B ₁	4B ₅	4B ₆
w	4A ₄	4A ₂	OE ₇	OE ₆	4B ₂	4B ₄







Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in Configurations 2 and 1 respectively. The 8-bit configuration may also be achieved by tying two of the 4-bit enables from configuration together and tying the remaining enable pin $\overline{(OE)}$ HIGH.

Truth Tables $(x = v_{CC} \text{ or } GND)$

(see Functional Description)

Select Pin					
S ₂ , S ₅	Mode				
L	Std. NMOS Switch				
Н	Level Shifting Diode Enabled				

20-Bit Configuration ($S_0 = S_1 = L$)

		Inputs		Innute Outpute	
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	Inputs/Outputs
L	Х	Х	Х	Х	$1A_{1-10} = 1B_{1-10}, 2A_{1-10} = 2B_{1-10}$
Н	Х	Х	Х	Х	Z
			$\boldsymbol{S}_3=\boldsymbol{S}_4=\boldsymbol{L}$		
		Inputs			Inputs/Outputs
OE ₆	OE ₇	OE ₈	OE ₉	OE ₁₀	- inputs/Outputs
L	Х	Х	Х	Х	3A ₁₋₁₀ = 3B ₁₋₁₀ , 4A ₁₋₁₀ = 4B ₁₋₁₀
Н	Х	Х	Х	Х	Z

10-Bit Configuration ($S_0 = L, S_1 = H$)

		Inputs		Inputs/	Outputs	
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	1A ₁₋₁₀ = 1B ₁₋₁₀	2A ₁₋₁₀ = 2B ₁₋₁₀
L	Х	Х	L	Х	$1A_X = 1B_X$	$2A_X = 2B_X$
L	Х	Х	Н	Х	$1A_X = 1B_X$	Z
Н	Х	Х	L	Х	Z	$2A_X = 2B_X$
Н	Х	Х	Н	Х	Z	Z
		:	S ₃ = L, S ₄ = I			
		Inputs			Inputs/	Outputs
OE ₆	OE ₇	OE ₈	OE ₉	OE ₁₀	4A ₁₋₁₀ = 4B ₁₋₁₀	3A ₁₋₁₀ = 3B ₁₋₁₀
L	Х	Х	L	Х	$4A_X = 4B_X$	$3A_X = 3B_X$
L	Х	Х	Н	Х	$4A_X = 4B_X$	Z
Н	Х	Х	L	Х	Z	$3A_X = 3B_X$
Н	Х	Х	Н	Х	Z	Z

FSTUD32450

	inguruu	on (S ₀ = I Inputs	., 01 _,		[Inputs/0	Dutnuts	
OE₁	OE ₂	OE ₃	OE₄	OE ₅	1A ₁₋₅ , 1B ₁₋₅	1A ₆₋₁₀ , 1B ₆₋₁₀	2A ₁₋₅ , 2B ₁₋₅	2A ₆₋₁₀ , 2B ₆₋
	L	3 L		X	$1A_{x} = 1B_{x}$	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	$2A_y = 2B_y$
L	L	L	H	X	$1A_x = 1B_x$	$1A_{y} = 1B_{y}$	$2A_x = 2B_x$	Z
L	L	Н	L	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$
L	L	Н	Н	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z
L	Н	L	L	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$
L	Н	L	Н	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z
L	Н	Н	L	Х	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$
L	Н	Н	Н	Х	$1A_{x} = 1B_{x}$	Z	Z	Z
Н	L	L	L	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$
Н	L	L	Н	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z
Н	L	Н	L	Х	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$
Н	L	Н	Н	Х	Z	$1A_y = 1B_y$	Z	Z
Н	Н	L	L	Х	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$
Н	Н	L	Н	Х	Z	Z	$2A_x = 2B_x$	Z
Н	Н	Н	L	Х	Z	Z	Z	$2A_y = 2B_y$
Н	Н	Н	Н	Х	Z	Z	Z	Z
			S ₃ = H	, S ₄ = L				
		Inputs	—	r 		Inputs/0	•	r
OE ₆	OE ₇	OE ₈	OE ₉	OE ₁₀	4A ₁₋₅ , 4B ₁₋₅	4A ₆₋₁₀ , 4B ₆₋₁₀	3A ₁₋₅ , 3B ₁₋₅	3A ₆₋₁₀ , 3B ₆₋
	L	L	L	X	$4A_x = 4B_x$	$4A_y = 4B_y$	$3A_x = 3B_x$	$3A_y = 3B_y$
L	L	L	н	X	$4A_x = 4B_x$	$4A_y = 4B_y$	$3A_x = 3B_x$	Z
L	L	Н	L	X	$4A_x = 4B_x$	$4A_y = 4B_y$	Z	$3A_y = 3B_y$
L	L	Н	H	X X	$4A_x = 4B_x$	$4A_y = 4B_y$	Z	Z
L L		L			$4A_x = 4B_x$	Z	$3A_x = 3B_x$	$3A_y = 3B_y$ Z
L	H H	L	H	X X	$4A_{x} = 4B_{x}$ $4A_{x} = 4B_{x}$	Z Z	$3A_x = 3B_x$	$A_y = 3B_y$
L	н	Н	L H	X	$4A_{x} = 4B_{x}$ $4A_{x} = 4B_{x}$	Z	Z	$3A_y = 3B_y$ Z
Н	L	L	L	X	$AA_X = 4D_X$	$4A_v = 4B_v$	$A_x = 3B_x$	$3A_y = 3B_y$
H	L	L	Н	X	Z	$4A_y = 4B_y$ $4A_y = 4B_y$	$\frac{3A_x - 3B_x}{3A_x - 3B_x}$	Z
H	L	- H	L	X	Z	$4A_{y} = 4B_{y}$	Z	$3A_y = 3B_y$
H	L	H	- H	X	 Z	$4A_y = 4B_y$	 Z	Z
H	H	L	L	X	Z	Z	$3A_x = 3B_x$	$3A_y = 3B_y$
Н	Н	L	H	X	Z	Z	$3A_x = 3B_x$	Z
Н	н	н	L	Х	Z	Z	Z	$3A_{V} = 3B_{V}$
	н	Н	н	х	Z	Z	Z	Z

		Inputs			Inputs/Outputs						
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	1A ₁₋₄ , 1B ₁₋₄	1A ₅₋₈ , 1B ₅₋₈	2A ₃₋₆ , 2B ₃₋₆	2A ₇₋₁₀ , 2B ₇₋₁₀	1A ₉₋₁₀ , 2B ₉₋₁ 2A ₁₋₂ , 2B ₁₋₂		
L	L	L	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	L	L	L	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	Z		
L	L	L	Н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	L	L	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	Z		
L	L	Н	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	L	Н	L	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z		
L	L	н	н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	L	Н	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	Z		
L	н	L	L	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	Н	L	L	Н	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	Z		
L	н	L	Н	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	Н	L	Н	Н	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	Z		
L	н	н	L	L	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	Н	Н	L	Н	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$	Z		
L	н	н	Н	L	$1A_x = 1B_x$	Z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
L	н	Н	Н	Н	$1A_x = 1B_x$	Z	Z	Z	Z		
Н	L	L	L	L	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	L	L	L	Н	Z	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	$2A_y = 2B_y$	Z		
Н	L	L	Н	L	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	L	L	Н	Н	Z	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	Z	Z		
Н	L	н	L	L	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	L	Н	L	Н	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z		
Н	L	Н	Н	L	Z	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	L	Н	Н	Н	Z	$1A_y = 1B_y$	Z	Z	Z		
н	н	L	L	L	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	Н	L	L	Н	Z	Z	$2A_{x} = 2B_{x}$	$2A_y = 2B_y$	Z		
Н	н	L	н	L	z	z	$2A_{x} = 2B_{x}$	z	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	Н	L	Н	Н	Z	Z	$2A_{x} = 2B_{x}$	Z	Z		
н	н	н	L	L	Z	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	Н	Н	L	Н	Z	Z	Z	$2A_y = 2B_y$	Z		
н	н	н	н	L	Z	Z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$		
Н	Н	Н	Н	Н	Z	Z	Z	Z	Z		

FSTUD32450

	Jilliyura	tion (co							
			S ₃ = \$	S ₄ = H					
		Inputs			Inputs/Outputs				
OE ₆	OE ₇	OE ₈	OE ₉	OE ₁₀	4A ₁₋₄ , 4B ₁₋₄	4A ₅₋₈ , 4B ₅₋₈	3A ₃₋₆ , 3B ₃₋₆	3A ₇₋₁₀ , 3B ₇₋₁₀	4A ₉₋₁₀ , 3
L	L	L	L	L	$4A_x = 4B_x$	$4A_y = 4B_y$	$3A_x = 3B_x$	$3A_y = 3B_y$	$3A_z = 4A_z =$
L	L	L	L	Н	$4A_x = 4B_x$	$4A_y = 4B_y$	$3A_x = 3B_x$	$3A_y = 3B_y$	Z
L	L	L	н	L	$4A_{x} = 4B_{x}$	$4A_y = 4B_y$	$3A_x = 3B_x$	Z	$3A_z = 4A_z =$
L	L	L	Н	Н	$4A_x = 4B_x$	$4A_y = 4B_y$	$3A_x = 3B_x$	Z	Z
L	L	н	L	L	$4A_x = 4B_x$	$4A_y = 4B_y$	z	$3A_y = 3B_y$	3A _z = 4A _z =
L	L	Н	L	Н	$4A_x = 4B_x$	$4A_y = 4B_y$	Z	$3A_y = 3B_y$	Z
L	L	н	н	L	$4A_x = 4B_x$	$4A_y = 4B_y$	Z	Z	3A _z = 4A _z =
L	L	Н	Н	Н	$4A_x = 4B_x$	$4A_y = 4B_y$	Z	Z	Z
L	Н	L	L	L	$4A_x = 4B_x$	z	$3A_x = 3B_x$	$3A_y = 3B_y$	3A _z = 4A _z =
L	Н	L	L	Н	$4A_x = 4B_x$	Z	$3A_x = 3B_x$	$3A_y = 3B_y$	Z
L	н	L	н	L	$4A_x = 4B_x$	Z	$3A_x = 3B_x$	Z	3A _z = 4A _z =
L	Н	L	Н	Н	$4A_x = 4B_x$	Z	$3A_x = 3B_x$	Z	Z
L	н	н	L	L	$4A_x = 4B_x$	Z	z	$3A_y = 3B_y$	3A _z = 4A _z =
L	Н	Н	L	Н	$4A_x = 4B_x$	Z	Z	$3A_y = 3B_y$	Z
L	н	н	н	L	$4A_x = 4B_x$	Z	Z	Z	3A _z = 4A _z =
L	Н	Н	Н	Н	$4A_x = 4B_x$	Z	Z	Z	Z
Н	L	L	L	L	Z	$4A_y = 4B_y$	$3A_x = 3B_x$	$3A_y = 3B_y$	$3A_z = 4A_z =$
Н	L	L	L	Н	Z	$4A_y = 4B_y$	$3A_x = 3B_x$	$3A_y = 3B_y$	Z
Н	L	L	н	L	Z	$4A_y = 4B_y$	$3A_x = 3B_x$	Z	$3A_z = 4A_z =$
Н	L	L	Н	Н	Z	$4A_y = 4B_y$	$3A_x = 3B_x$	Z	Z
Н	L	Н	L	L	Z	$4A_y = 4B_y$	Z	$3A_y = 3B_y$	$3A_z = 4A_z =$
Н	L	Н	L	Н	Z	$4A_y = 4B_y$	Z	$3A_y = 3B_y$	Z
Н	L	Н	н	L	Z	$4A_y = 4B_y$	Z	Z	$3A_z = 4A_z =$
Н	L	Н	Н	Н	Z	$4A_y = 4B_y$	Z	Z	Z
Н	Н	L	L	L	Z	Z	$3A_x = 3B_x$	$3A_y = 3B_y$	$3A_z = 4A_z =$
Н	Н	L	L	Н	Z	Z	$3A_{x} = 3B_{x}$	$3A_y = 3B_y$	Z
Н	Н	L	Н	L	Z	Z	$3A_x = 3B_x$	Z	$3A_z = 4A_z =$
Н	Н	L	Н	Н	Z	Z	$3A_x = 3B_x$	Z	Z
Н	Н	Н	L	L	Z	Z	Z	$3A_y = 3B_y$	$3A_z = 4A_z =$
Н	Н	Н	L	Н	Z	Z	Z	$3A_y = 3B_y$	Z
Н	Н	Н	н	L	Z	Z	Z	Z	$3A_z = 4A_z =$
Н	Н	н	Н	н	Z	Z	Z	Z	Z

www.fairchildsemi.com

8

Absolute Maximum Ratings(Note 3)

Supply Voltage (V _{CC}) DC Switch Voltage (V _S) (Note 4)	-0.5V to +7.0V -2.0V to +7.0V
DC Input Control Pin Voltage	
(V _{IN}) (Note 5)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) $V_{IN} < 0V$	–50 mA
DC Output (I _{OUT}) Current	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100 mA
Storage Temperature Range (T _{STG})	–65°C to +150 °C

Recommended Operating Conditions (Note 6)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

	Parameter	Vcc	$T_A = -40$ °C to +85 °C					
Symbol		(V)	Min	Typ (Note 7)	Мах	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	$IF \ S_2 = HIGH 4.5V \le V_{CC} \le 5.5V$	
VIL	LOW Level Input Voltage	4.0-5.5			0.8	V	$IF \ S_2 = HIGH 4.5V \le V_{CC} \le 5.5V$	
V _{OH}	HIGH Level Output Voltage	4.5-5.5	ŝ	See Figure 4	1	V	$S_2 = S_5 = V_{CC}$	
l _l	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
		0			10	μA	$V_{IN} = 5.5V$	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA, $S_2 = S_5 = 0V$ or V_{CC}	
	(Note 8)	4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 30 mA, S_2 = S_5 = 0V or V_{CC}	
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = S_5 = 0V$	
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = S_5 = 0V$	
		4.5		35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = S_5 = V_{CC}$	
I _{CC}	Quiescent Supply Current				3	μA	$S_2 = S_5 = GND, V_{IN} = V_{CC} \text{ or } GND, I_{OUT} = 0$	
		5.5			10	μA	$S_2 = S_5 = V_{CC}, \overline{OE}_x = V_{CC}, V_{IN} = V_{CC} \text{ or GND, } I_{OUT} = 0$	
					1.5	mA	$S_2 = S_5 = V_{CC}, \ \overline{OE}_x = GND, \ V_{IN} = V_{CC} \text{ or } GND, \ I_{OUT} = 0$	
I _{CCT}	Increase in I _{CC} per				2.5 m	mA	One Control Input at 3.4V	
	Control Input	5.5					Other Inputs at V_{CC} or GND, $S_2 = 0V$	
		0.0			4.0	mA	One Control Input at 3.4V	
					4.0		Other Inputs at V_{CC} or GND, $S_2 = V_{CC}$	
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$	
							$\overline{\text{OE}}_{x} = 5.5\text{V}$	

Note 7: Typical values are at $V_{CC}=5.0V$ and $T_{A}=+25^{\circ}C$

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

FSTUD32450

<u> </u>
Ņ
4
2
က
Δ
F
S
ш

AC Electrical Characteristics

		$T_A = -40 \ ^\circ C$ to $+85 \ ^\circ C$,						
Symbol	Parameter	CL	= 50pF, Rl	J = RD = 50	0Ω	Units	Conditions	Figure
		$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	$(\mathbf{S_2}=\mathbf{S_5}=\mathbf{0V})$	Number
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 9)		0.25		0.25	ns	V _I = OPEN	Figures 2, 3
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.5		7.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.7		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3
t _{PZH} , t _{PZL}	S_{el} ($S_{0, 1}$) to Output Enable Time	1.5	7.0		7.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	$\boldsymbol{S}_{el}\left(\boldsymbol{S}_{0,\ 1}\right)$ to Output Disable Time	1.5	7.5		7.7	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3

Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

AC Electrical Characteristics: Translating Diode

Symbol	Parameter	$T_{A} = -40 \ ^{\circ}C$ $C_{L} = 50 \text{pF, RU}$ $V_{CC} = 4.$	$\mathbf{R}\mathbf{D} = \mathbf{R}\mathbf{D} = 500\Omega$	Units	Conditions ($S_2 = S_5 = V_{CC}$)	Figure Number
		Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 10)		0.25	ns	V _I = OPEN	Figures 2, 3
t _{PZH} , t _{PZL}	Output Enable Time	1.5	10.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	9.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3
t _{PZH} , t _{PZL}	$S_{el}(S_{0, 1})$ to Output Enable Time	1.5	11.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	$S_{el}(S_{0, 1})$ to Output Disable Time	1.5	10.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3

Note 10: This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 11)

Symbol Parameter		Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	4		pF	$V_{CC}=5.0V,\ V_{IN}=0V$
C _{I/O}	Input/Output Capacitance "OFF State"	8		pF	$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$

Note 11: $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.



11





