

NX3L4053-Q100

Triple low-ohmic single-pole double-throw analog switch

Rev. 1 — 18 April 2013

Product data sheet

1. General description

The NX3L4053-Q100 is a triple low-ohmic single-pole double-throw analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. Each switch has a digital select input (nS), two independent inputs/outputs (nY_0 and nY_1) and a common input/output (nZ). All three switches share an enable input (\bar{E}). A digital enable pin \bar{E} is common to all switches. When \bar{E} is HIGH, the switches are turned off.

Schmitt trigger action at the digital inputs makes the circuit tolerant to slower input rise and fall times. Low threshold digital inputs allow this device to be driven by 1.8 V logic levels in 3.3 V applications without significant increase in supply current I_{CC} . This makes it possible for the NX3L4053-Q100 to switch 4.3 V signals with a 1.8 V digital controller, eliminating the need for logic level translation. The NX3L4053-Q100 allows signals with amplitude up to V_{CC} to be transmitted from nZ to nY_0 or nY_1 ; or from nY_0 or nY_1 to nZ . Its low ON resistance (0.5 Ω) and flatness (0.13 Ω) ensures minimal attenuation and distortion of transmitted signals.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 1.4 V to 4.3 V
- Very low ON resistance (peak):
 - ◆ 1.8 Ω (typical) at $V_{CC} = 1.4$ V
 - ◆ 1.0 Ω (typical) at $V_{CC} = 1.65$ V
 - ◆ 0.6 Ω (typical) at $V_{CC} = 2.3$ V
 - ◆ 0.6 Ω (typical) at $V_{CC} = 2.7$ V
 - ◆ 0.5 Ω (typical) at $V_{CC} = 4.3$ V
- Break-before-make switching
- High noise immunity
- ESD protection:
 - ◆ MIL-STD-883, method 3015 Class 3A exceeds 4000 V
 - ◆ HBM JESD22-A114F Class 3A exceeds 4000 V
 - ◆ MM JESD22-A115-A exceeds 200 V ($C = 200$ pF, $R = 0$ Ω)
 - ◆ CDM AEC-Q100-011 revision B exceeds 1000 V
 - ◆ IEC61000-4-2 contact discharge exceeds 6000 V for switch ports
- CMOS low-power consumption
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A



- 1.8 V control logic at $V_{CC} = 3.6$ V
- Control input accepts voltages above supply voltage
- Very low supply current, even when input is below V_{CC}
- High current handling capability (350 mA continuous current under 3.3 V supply)

3. Applications

- Cell phone
- PDA
- Portable media player
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

4. Ordering information

Table 1. Ordering information


Type number	Package				Version
	Temperature range	Name	Description		
NX3L4053HR-Q100	−40 °C to +125 °C	HQFN16	plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; body 3 × 3 × 0.5 mm		SOT1039-2
NX3L4053PW-Q100	−40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm		SOT403-1

5. Marking

Table 2. Marking codes


Type number	Marking code
NX3L4053HR-Q100	M43
NX3L4053PW-Q100	X3L4053

6. Functional diagram



Pin numbers are shown for TSSOP16 package only.

Fig 1. Logic symbol



Pin numbers are shown for TSSOP16 package only.

Fig 2. Logic diagram

7. Pinning information

7.1 Pinning




Fig 3. Pin configuration SOT1039-2 (HXQFN16)




Fig 4. Pin configuration SOT403-1 (TSSOP16)

7.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT1039-2	SOT403-1	
\bar{E}	4	6	enable input (active LOW)
n.c.	5	7	not connected
GND	6	8	ground (0 V)
1S, 2S, 3S	9, 8, 7	11, 10, 9	select input
1Y0, 2Y0, 3Y0	10, 16, 3	12, 2, 5	independent input or output
1Y1, 2Y1, 3Y1	11, 15, 1	13, 1, 3	independent input or output
1Z, 2Z, 3Z	12, 13, 2	14, 15, 4	independent output or input
V_{CC}	14	16	supply voltage

8. Functional description

Table 4. Function table

Inputs		Channel on
\bar{E}	nS	
L	L	nY0 to nZ
L	H	nY1 to nZ
H	X	switches off

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
V_I	input voltage	nS and \bar{E}	[1] -0.5	+4.6	V
V_{SW}	switch voltage		[2] -0.5	$V_{CC} + 0.5$	V
I_{IK}	input clamping current	$V_I < -0.5$ V	-50	-	mA
I_{SK}	switch clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V	-	± 50	mA
I_{SW}	switch current	$V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; source or sink current	-	± 350	mA
		$V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; pulsed at 1 ms duration, < 10 % duty cycle; peak current	-	± 500	mA
T_{stg}	storage temperature		-65	+150	°C

Table 5. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C			
		HXQFN16	[3]	-	250 mW
		TSSOP16	[4]	-	500 mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not exceed 4.6 V.

[3] For HXQFN16 package: above 135 °C the value of P_{tot} derates linearly with 16.9 mW/K.[4] For TSSOP16 package: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

10. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.4	4.3	V
V _I	input voltage	nS and \bar{E}	0	4.3	V
V _{SW}	switch voltage		[1]	0 V _{CC}	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	nS and \bar{E} ; V _{CC} = 1.4 V to 4.3 V	-	200 ns/V	

[1] To avoid sinking GND current from terminal nZ when switch current flows in terminal nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no GND current flows from terminal nYn. In this case, there is no limit for the voltage drop across the switch.

11. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground 0 V).


Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = -40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
V _{IH}	HIGH-level input voltage	V _{CC} = 1.4 V to 1.6 V	0.9	-	-	0.9	-	-	V
		V _{CC} = 1.65 V to 1.95 V	0.9	-	-	0.9	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.1	-	-	1.1	-	-	V
		V _{CC} = 2.7 V to 3.6 V	1.3	-	-	1.3	-	-	V
		V _{CC} = 3.6 V to 4.3 V	1.4	-	-	1.4	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.4 V to 1.6 V	-	-	0.3	-	0.3	0.3	V
		V _{CC} = 1.65 V to 1.95 V	-	-	0.4	-	0.4	0.3	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.4	-	0.4	0.4	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.5	-	0.5	0.5	V
		V _{CC} = 3.6 V to 4.3 V	-	-	0.6	-	0.6	0.6	V
I _I	input leakage current	nS and \bar{E} ; V _I = GND to 4.3 V; V _{CC} = 1.4 V to 4.3 V	-	-	-	-	±0.5	±1	μA


Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = -40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
I _{S(OFF)}	OFF-state leakage current	nY0 and nY1 port; see Figure 5	-	-	±5	-	±50	±500	nA
		V _{CC} = 1.4 V to 3.6 V	-	-	±10	-	±50	±500	nA
I _{S(ON)}	ON-state leakage current	nZ port; V _{CC} = 1.4 V to 3.6 V; see Figure 6	-	-	±5	-	±50	±500	nA
		V _{CC} = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I _{CC}	supply current	V _I = V _{CC} or GND; V _{SW} = GND or V _{CC}	-	-	100	-	500	5000	nA
		V _{CC} = 3.6 V	-	-	150	-	800	6000	nA
		V _{CC} = 4.3 V	-	-	200	-	300	500	nA
ΔI _{CC}	additional supply current	V _{SW} = GND or V _{CC}	-	2.0	4.0	-	7	7	μA
		V _I = 2.6 V; V _{CC} = 4.3 V	-	0.35	0.7	-	1	1	μA
		V _I = 1.8 V; V _{CC} = 4.3 V	-	7.0	10.0	-	15	15	μA
		V _I = 1.8 V; V _{CC} = 3.6 V	-	2.5	4.0	-	5	5	μA
		V _I = 1.8 V; V _{CC} = 2.5 V	-	50	200	-	300	500	nA
C _I	input capacitance	nS and Ē	-	1.0	-	-	-	-	pF
C _{S(OFF)}	OFF-state capacitance	-	-	35	-	-	-	-	pF
C _{S(ON)}	ON-state capacitance	-	-	130	-	-	-	-	pF

11.1 Test circuits

V_I = 0.3 V or V_{CC} – 0.3 V; V_O = V_{CC} – 0.3 V or 0.3 V.**Fig 5. Test circuit for measuring OFF-state leakage current**



$V_I = 0.3 \text{ V or } V_{CC} - 0.3 \text{ V}; V_O = V_{CC} - 0.3 \text{ V or } 0.3 \text{ V.}$

Fig 6. Test circuit for measuring ON-state leakage current

11.2 ON resistance

Table 8. ON resistance^[1]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see [Figure 8](#) to [Figure 14](#).

Symbol	Parameter	Conditions	$T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C}$			$T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C}$			Unit
			Min	Typ ^[2]	Max	Min	Max		
$R_{ON(\text{peak})}$	ON resistance (peak)	$V_I = \text{GND to } V_{CC}; I_{SW} = 100 \text{ mA};$ see Figure 7							
		$V_{CC} = 1.4 \text{ V}$	-	1.8	3.8	-	4.2	Ω	
		$V_{CC} = 1.65 \text{ V}$	-	1.0	1.7	-	1.8	Ω	
		$V_{CC} = 2.3 \text{ V}$	-	0.6	0.9	-	1.0	Ω	
		$V_{CC} = 2.7 \text{ V}$	-	0.6	0.80	-	1.0	Ω	
		$V_{CC} = 4.3 \text{ V}$	-	0.5	0.80	-	1.0	Ω	
ΔR_{ON}	ON resistance mismatch between channels	$V_I = \text{GND to } V_{CC}; I_{SW} = 100 \text{ mA}$ ^[3]							
		$V_{CC} = 1.4 \text{ V}; V_{SW} = 0.4 \text{ V}$	-	0.23	0.38	-	0.38	Ω	
		$V_{CC} = 1.65 \text{ V}; V_{SW} = 0.5 \text{ V}$	-	0.23	0.28	-	0.38	Ω	
		$V_{CC} = 2.3 \text{ V}; V_{SW} = 0.7 \text{ V}$	-	0.12	0.15	-	0.18	Ω	
		$V_{CC} = 2.7 \text{ V}; V_{SW} = 0.8 \text{ V}$	-	0.12	0.15	-	0.18	Ω	
		$V_{CC} = 4.3 \text{ V}; V_{SW} = 0.8 \text{ V}$	-	0.12	0.15	-	0.18	Ω	
$R_{ON(\text{flat})}$	ON resistance (flatness)	$V_I = \text{GND to } V_{CC}; I_{SW} = 100 \text{ mA}$ ^[4]							
		$V_{CC} = 1.4 \text{ V}$	-	1.0	3.3	-	3.6	Ω	
		$V_{CC} = 1.65 \text{ V}$	-	0.5	1.2	-	1.3	Ω	
		$V_{CC} = 2.3 \text{ V}$	-	0.15	0.3	-	0.35	Ω	
		$V_{CC} = 2.7 \text{ V}$	-	0.13	0.3	-	0.35	Ω	
		$V_{CC} = 4.3 \text{ V}$	-	0.2	0.4	-	0.45	Ω	


[1] For NX3L4053PW-Q100 (TSSOP16 package), all ON resistance values are up to 0.05Ω higher.

[2] Typical values are measured at $T_{amb} = 25 \text{ }^{\circ}\text{C}$.

[3] Measured at identical V_{CC} , temperature and input voltage.


[4] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.

11.3 ON resistance test circuit and graphs



$$R_{ON} = V_{SW} / I_{SW}.$$

Fig 7. Test circuit for measuring ON resistance



(1) $V_{CC} = 1.5$ V.
 (2) $V_{CC} = 1.8$ V.
 (3) $V_{CC} = 2.5$ V.
 (4) $V_{CC} = 2.7$ V.
 (5) $V_{CC} = 3.3$ V.
 (6) $V_{CC} = 4.3$ V.
 Measured at $T_{amb} = 25$ °C.

Fig 8. Typical ON resistance as a function of input voltage




Fig 9. ON resistance as a function of input voltage;
 $V_{CC} = 1.5\text{ V}$




Fig 10. ON resistance as a function of input voltage;
 $V_{CC} = 1.8\text{ V}$




Fig 11. ON resistance as a function of input voltage;
 $V_{CC} = 2.5\text{ V}$






Fig 12. ON resistance as a function of input voltage;
 $V_{CC} = 2.7\text{ V}$



- (1) $T_{amb} = 125$ °C.
- (2) $T_{amb} = 85$ °C.
- (3) $T_{amb} = 25$ °C.
- (4) $T_{amb} = -40$ °C.

Fig 13. ON resistance as a function of input voltage; $V_{CC} = 3.3$ V



- (1) $T_{amb} = 125$ °C.
- (2) $T_{amb} = 85$ °C.
- (3) $T_{amb} = 25$ °C.
- (4) $T_{amb} = -40$ °C.

Fig 14. ON resistance as a function of input voltage; $V_{CC} = 4.3$ V

12. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 17](#).

Symbol	Parameter	Conditions	$T_{amb} = 25$ °C			$T_{amb} = -40$ °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t_{en}	enable time	\overline{E} , nS to nZ or nYn; see Figure 15							
		$V_{CC} = 1.4$ V to 1.6 V	-	49	90	-	120	120	ns
		$V_{CC} = 1.65$ V to 1.95 V	-	35	70	-	80	90	ns
		$V_{CC} = 2.3$ V to 2.7 V	-	23	45	-	50	55	ns
		$V_{CC} = 2.7$ V to 3.6 V	-	21	40	-	45	50	ns
t_{dis}	disable time	\overline{E} , nS to nZ or nYn; see Figure 15							
		$V_{CC} = 1.4$ V to 1.6 V	-	32	70	-	80	90	ns
		$V_{CC} = 1.65$ V to 1.95 V	-	17	55	-	60	65	ns
		$V_{CC} = 2.3$ V to 2.7 V	-	11	25	-	30	35	ns
		$V_{CC} = 2.7$ V to 3.6 V	-	8	20	-	25	30	ns
		$V_{CC} = 3.6$ V to 4.3 V	-	8	20	-	25	30	ns


Table 9. Dynamic characteristics ...continuedAt recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 17](#).

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = -40 °C to +125 °C			Unit
			Min	Typ ^[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{b-m}	break-before-make time	see Figure 16 [2]							ns
		V _{CC} = 1.4 V to 1.6 V	-	19	-	9	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	-	17	-	7	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	-	13	-	4	-	-	ns
		V _{CC} = 2.7 V to 3.6 V	-	10	-	3	-	-	ns
		V _{CC} = 3.6 V to 4.3 V	-	9	-	2	-	-	ns

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.5 V, 1.8 V, 2.5 V, 3.3 V and 4.3 V respectively.

[2] Break-before-make guaranteed by design.


12.1 Waveform and test circuits




001aa/742

Measurement points are given in [Table 10](#).Logic level: V_{OH} is typical output voltage level that occurs with the output load.**Fig 15. Enable and disable times****Table 10. Measurement points**

Supply voltage	Input	Output
V _{CC}	V _M	V _x
1.4 V to 4.3 V	0.5V _{CC}	0.9V _{OH}




a. Test circuit



b. Input and output measurement points

Fig 16. Test circuit for measuring break-before-make timing



Test data is given in [Table 11](#).

Definitions test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

V_I may be connected to nS or \bar{E} .

Fig 17. Test circuit for measuring switching times

Table 11. Test data

Supply voltage	Input		Load	
V _{CC}	V _I	t _r , t _f	C _L	R _L
1.4 V to 4.3 V	V _{CC}	≤ 2.5 ns	35 pF	50 Ω

12.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); V_I = GND or V_{CC} (unless otherwise specified); t_r = t_f ≤ 2.5 ns; T_{amb} = 25 °C.

Symbol	Parameter	Conditions	[1]	Min	Typ	Max	Unit
THD	total harmonic distortion	f _i = 20 Hz to 20 kHz; R _L = 32 Ω; see Figure 18	[1]				
		V _{CC} = 1.4 V; V _I = 1 V (p-p)		-	0.15	-	%
		V _{CC} = 1.65 V; V _I = 1.2 V (p-p)		-	0.10	-	%
		V _{CC} = 2.3 V; V _I = 1.5 V (p-p)		-	0.02	-	%
		V _{CC} = 2.7 V; V _I = 2 V (p-p)		-	0.02	-	%
		V _{CC} = 4.3 V; V _I = 2 V (p-p)		-	0.02	-	%
f _(-3dB)	-3 dB frequency response	R _L = 50 Ω; see Figure 19	[1]				
		V _{CC} = 1.4 V to 4.3 V		-	60	-	MHz
α _{iso}	isolation (OFF-state)	f _i = 100 kHz; R _L = 50 Ω; see Figure 20	[1]				
		V _{CC} = 1.4 V to 4.3 V		-	-90	-	dB
V _{ct}	crosstalk voltage	between digital inputs and switch;					
		f _i = 1 MHz; C _L = 50 pF; R _L = 50 Ω; see Figure 21					
		V _{CC} = 1.4 V to 3.6 V		-	0.2	-	V
Xtalk	crosstalk	between switches;		[1]			
		f _i = 100 kHz; R _L = 50 Ω; see Figure 22					
		V _{CC} = 1.4 V to 4.3 V		-	-90	-	dB
Q _{inj}	charge injection	f _i = 1 MHz; C _L = 0.1 nF; R _L = 1 MΩ; V _{gen} = 0 V;					
		R _{gen} = 0 Ω; see Figure 23					
		V _{CC} = 1.5 V		-	3	-	pC
		V _{CC} = 1.8 V		-	4	-	pC
		V _{CC} = 2.5 V		-	6	-	pC
		V _{CC} = 3.3 V		-	9	-	pC
		V _{CC} = 4.3 V		-	15	-	pC

[1] f_i is biased at 0.5V_{CC}.

12.3 Test circuits






Fig 18. Test circuit for measuring total harmonic distortion




To obtain 0 dBm level at input, adjust f_i voltage. Increase f_i frequency until dB meter reads -3 dB.

Fig 19. Test circuit for measuring the frequency response when channel is in ON-state




To obtain 0 dBm level at input, adjust f_i voltage.

Fig 20. Test circuit for measuring isolation (OFF-state)



a. Test circuit



b. Input and output pulse definitions

Fig 21. Test circuit for measuring crosstalk voltage between digital inputs and switch






Fig 22. Test circuit for measuring crosstalk between switches



a. Test circuit



b. Input and output pulse definitions

Definition: $Q_{inj} = \Delta V_O \times C_L$.

ΔV_O = output voltage variation.

R_{gen} = generator resistance.

V_{gen} = generator voltage.

V_I may be connected to nS or E-bar.

Fig 23. Test circuit for measuring charge injection

13. Package outline

HXQFN16: plastic thermal enhanced extremely thin quad flat package; no leads;
16 terminals; body 3 x 3 x 0.5 mm

SOT1039-2





Fig 24. Package outline SOT1039-2 (HXQFN16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.1 0.05	0.15 0.80	0.95 0.25	0.30 0.19	0.25 0.1	0.2	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT403-1		MO-153			-99-12-27 03-02-18

Fig 25. Package outline SOT403-1 (TSSOP16)

14. Abbreviations

Table 13. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MIL	Military
MM	Machine Model
PDA	Personal Digital Assistant

15. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX3L4053_Q100 v.1	20130418	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features and benefits	1
3	Applications	2
4	Ordering information	2
5	Marking	2
6	Functional diagram	3
7	Pinning information	3
7.1	Pinning	3
7.2	Pin description	4
8	Functional description	4
9	Limiting values	4
10	Recommended operating conditions	5
11	Static characteristics	5
11.1	Test circuits	6
11.2	ON resistance	7
11.3	ON resistance test circuit and graphs	8
12	Dynamic characteristics	10
12.1	Waveform and test circuits	11
12.2	Additional dynamic characteristics	13
12.3	Test circuits	14
13	Package outline	17
14	Abbreviations	19
15	Revision history	19
16	Legal information	20
16.1	Data sheet status	20
16.2	Definitions	20
16.3	Disclaimers	20
16.4	Trademarks	21
17	Contact information	21
18	Contents	22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 April 2013

Document identifier: NX3L4053_Q100