

74LVT125; 74LVTH125

3.3 V quad buffer; 3-state

Product data sheet

1. General description

The 74LVT125; 74LVTH125 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device combines low static and dynamic power dissipation with high speed and high output drive. The 74LVT125; 74LVTH125 device is a quad buffer that is ideal for driving bus lines. The device features four output enable inputs ($1OE$, $2OE$, $3OE$ and $4OE$), each controlling one of the 3-state outputs.

2. Features

- Quad bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Power-up 3-state
- Latch-up protection:
 - ◆ JESD78: exceeds 500 mA
- ESD protection:
 - ◆ MIL STD 883 method 3015: exceeds 2000 V
 - ◆ Machine model: exceeds 200 V

3. Quick reference data

Table 1. Quick reference data

$GND = 0 V$; $T_{amb} = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PLH}	LOW-to-HIGH propagation delay nA to nY	$C_L = 50 \text{ pF}$; $V_{CC} = 3.3 \text{ V}$	-	2.7	-	ns
t_{PHL}	HIGH-to-LOW propagation delay nA to nY	$C_L = 50 \text{ pF}$; $V_{CC} = 3.3 \text{ V}$	-	2.9	-	ns

PHILIPS

Table 1. Quick reference data ...continued

 $GND = 0\text{ V}$; $T_{amb} = 25\text{ °C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_i	input capacitance	$V_I = 0\text{ V}$ or 3.0 V	-	4	-	pF
C_o	output capacitance	outputs disabled; $V_O = 0\text{ V}$ or 3.0 V	-	8	-	pF
I_{CC}	quiescent supply current	outputs disabled; $V_{CC} = 3.6\text{ V}$	-	0.13	-	mA

4. Ordering information

Table 2. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVT125D	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LVT125DB	-40 °C to +85 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74LVT125PW	-40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74LVT125BQ	-40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85\text{ mm}$	SOT762-1
74LVTH125D	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LVTH125DB	-40 °C to +85 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74LVTH125PW	-40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74LVTH125BQ	-40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85\text{ mm}$	SOT762-1

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
V_I	input voltage		[1] -0.5	+7.0	V
V_O	output voltage	output in OFF-state or HIGH-state	[1] -0.5	+7.0	V
I_{IK}	input clamping current	$V_I < 0$ V	-	-50	mA
I_{OK}	output clamping current	$V_O < 0$ V	-	-50	mA
I_O	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T_{stg}	storage temperature		-65	+150	°C
T_j	junction temperature		[2] -	150	°C

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		2.7	-	3.6	V
V_I	input voltage		0	-	5.5	V
V_{IH}	HIGH-state input voltage		2.0	-	-	V
V_{IL}	LOW-state input voltage		-	-	0.8	V
I_{OH}	HIGH-state output current		-	-	-32	mA
I_{OL}	LOW-state output current	none	-	-	32	mA
		current duty cycle $\leq 50\%$; $f \geq 1$ kHz	-	-	64	mA
$\Delta t/\Delta V$	input transition rise and fall rate		0	-	10	ns/V
T_{amb}	ambient temperature	in free air	-40	-	+85	°C

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
T_{amb} = -40 °C to +85 °C^[1]							
V _{IK}	input clamping voltage	I _{IK} = -18 mA; V _{CC} = 2.7 V	-	-0.9	-1.2	V	
V _{OH}	HIGH-state output voltage	I _{OH} = -100 μA; V _{CC} = 2.7 V to 3.6 V	V _{CC} - 0.2	V _{CC} - 0.1	-	V	
		I _{OH} = -8 mA; V _{CC} = 2.7 V	2.4	2.5	-	V	
		I _{OH} = -32 mA; V _{CC} = 3.0 V	2.0	2.2	-	V	
V _{OL}	LOW-state output voltage	V _{CC} = 2.7 V					
		I _{OL} = 100 μA	-	0.1	0.2	V	
		I _{OL} = 24 mA	-	0.3	0.5	V	
		V _{CC} = 3.0 V					
		I _{OL} = 16 mA	-	0.25	0.4	V	
		I _{OL} = 32 mA	-	0.3	0.5	V	
I _{LI}	input leakage current						
		all input pins	V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	1	10	μA
		control pins	V _{CC} = 3.6 V; V _I = V _{CC} or GND	-	±0.1	±1	μA
		data pins	V _{CC} = 3.6 V	^[2]			
			V _I = V _{CC}	-	0.1	1	μA
	V _I = 0 V	-	-1	-5	μA		
I _{OFF}	power-off leakage current	V _{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	1	±100	μA	
I _{HOLD}	bus hold current data input	V _{CC} = 3 V	^[3]				
		V _I = 0.8 V	75	150	-	μA	
		V _I = 2.0 V	-75	-150	-	μA	
		V _{CC} = 0 V to 3.6 V					
		V _I = 3.6 V	±500	-	-	μA	
I _{EX}	external current into output	output in HIGH-state when V _O > V _{CC} ; V _O = 5.5 V and V _{CC} = 3.0 V	-	60	125	μA	
I _{O(pu/pd)}	power-up/power-down output current	V _{CC} ≤ 1.2 V; V _O = 0.5 V to V _{CC} ; V _I = GND or V _{CC} ; nOE = don't care	^[4] -	±1	±100	μA	
I _{OZ}	OFF-state output current	V _{CC} = 3.6 V; V _I = V _{IH} or V _{IL}					
		output HIGH: V _O = 3.0 V	-	1	5	μA	
		output LOW: V _O = 0.5 V	-	-1	-5	μA	
I _{CC}	quiescent supply current	V _{CC} = 3.6 V; V _I = GND or V _{CC} ; I _O = 0 A					
		outputs HIGH	-	0.13	0.19	mA	
		outputs LOW	-	2	7	mA	
		outputs disabled	^[5] -	0.13	0.19	mA	

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ΔI_{CC}	additional quiescent supply current	per input pin; $V_{CC} = 3.3 \text{ V}$ to 3.6 V ; [6] - one input at $V_{CC} - 0.6 \text{ V}$ and other inputs at V_{CC} or GND	-	0.1	0.2	mA
C_i	input capacitance	$V_I = 0 \text{ V}$ or 3.0 V	-	4	-	pF
C_o	output capacitance	outputs disabled; $V_O = 0 \text{ V}$ or 3.0 V	-	8	-	pF

[1] Typical values are measured at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25 \text{ }^\circ\text{C}$.[2] Unused pins at V_{CC} or GND.

[3] This is the bus hold overdrive current required to force the input to the opposite logic state.

[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms . From $V_{CC} = 1.2 \text{ V}$ to $V_{CC} = 3.0 \text{ V}$ to 3.6 V a transition time of $100 \mu\text{s}$ is permitted. This parameter is valid for $T_{amb} = 25 \text{ }^\circ\text{C}$ only.[5] I_{CC} is measured with outputs pulled to V_{CC} or GND.[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

11. Dynamic characteristics

Table 8. Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]						
t_{PLH}	LOW-to-HIGH propagation delay nAn to nY	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	4.5	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.0	2.7	4.0	ns
t_{PHL}	HIGH-to-LOW propagation delay nAn to nY	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	4.9	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.0	2.9	3.9	ns
t_{PZH}	output enable time \overline{nOE} to nY	see Figure 7				
		$V_{CC} = 2.7 \text{ V}$	-	-	6.0	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.0	3.4	4.7	ns
t_{PZL}	output enable time \overline{nOE} to nY	see Figure 7				
		$V_{CC} = 2.7 \text{ V}$	-	-	6.5	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.1	3.4	4.7	ns
t_{PHZ}	output disable time \overline{nOE} to nY	see Figure 7				
		$V_{CC} = 2.7 \text{ V}$	-	-	5.7	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.8	3.7	5.1	ns
t_{PLZ}	output disable time \overline{nOE} to nY	see Figure 7				
		$V_{CC} = 2.7 \text{ V}$	-	-	4.0	ns
		$V_{CC} = 3.0 \text{ V}$ to 3.6 V	1.3	2.6	4.5	ns

[1] Typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25 \text{ }^\circ\text{C}$.

13. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION
	IEC	JEDEC	JEITA	
SOT108-1	076E06	MS-012		

Fig 9. Package outline SOT108-1 (SO14)