


Graphic Dot Matrix Chip In Glass VFD

MN14016DT

- ❑ 140 x 16 Graphic Dot Matrix
- ❑ Chip in Glass Driver IC
- ❑ 4 Level Grey Scale
- ❑ High Brightness Blue Green Display
- ❑ Synchronous Serial Interface
- ❑ Wide Operating Temperature

This VF glass includes 2x 144 bit serial shift registers, PWM decoder and latched driver which connects to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The filament supply F1, F2 can be derived from a DC source. Consult our full data sheet and application notes for further information on grey scale operation.




PIN OUT

Pin	Sig
1	F(-)
2	F(-)
3	F(-)
6	VDD2
7	VSS
8	VSS
9	VDD1
10	BLK
11	LAT
12	GCP
13	SOUT2
14	SOUT1
15	CLK
16	SIN1
17	SIN2
40	F(+)
41	F(+)
42	F(+)

ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	V _{DD1}	3.0	3.3	3.7	V	V _{SS} =0V
	V _{DD1}	4.5	5.0	5.5	V	V _{SS} =0V
Logic Current	I _{DD1}	-	1.0	2.0	mA	V _{DD1} =3.3V
Filament Voltage	E f	3.1	3.4	3.8	Vac	V _{DD2} =0V
Filament Current	I f	113.0	125	138	mA	V _{DD2} =0V
Display Voltage	V _{DD2}	-	42.0	45.0	V	V _{SS} =0V
Display Current	I _{DD2}	-	8.0	15.0	mA	V _{DD2} =42V
Filament Bias	E k	-	1.0	-	V	V _{SS} =0V
Logic High Input	V _{IH}	V _{DD1x.85}	-	V _{DD1}	V	V _{SS} =0V
Logic Low Input	V _{IL}	V _{SS}	-	V _{DD1x.15}	V	V _{SS} =0V
Logic High Input	I _{IH}	-	-	5.0	μA	V _{DD1} =3.3V
Logic Low Input	I _{IL}	-250	-70	-35	μA	V _{DD1} =3.3V

INTERFACE EXAMPLE




ENVIRONMENTAL and OPTICAL SPECIFICATION


Parameter	Value
Display Area (XxY mm)	69.85 x 11.45
Dot Size/Pitch (XxY mm)	0.35 x 0.575 / 0.5 x 0.725
Luminance	700 cd/m ² Typ.
Colour of Illumination	Blue-Green (Filter for colours)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- The power on rise time should be less than 50ms.
- The 22R resistor at the V_{DD2} input is required to prevent current surge during switching.
- If scanning of the display stops with V_{DD2} applied, the BLK input must be set high to prevent damage to the display.
- The GCP line is the counter clock for the PWM decoder.

MULTIPLEX TIMING



POWER SEQUENCE



CONTACT

Noritake Sales Office Tel Nos
 Nagoya Japan: +81 (0)52-561-9867
 Canada: +1-416-291-2946
 Chicago USA: +1-847-439-9020
 Munchen (D): +49 (0)89-3214-290
 Itron UK: +44 (0)1493 601144
 Rest Europe: +49 (0)61-0520-9220
www.noritake-itron.com

Subject to change without notice.
 Doc Ref: 13419 Iss.1 5Apr06

SHIFT REGISTER ASSIGNMENT

Electrode	Bit Numbers
Row 1 'afbecd'	1-6
Row 2 'afbecd'	7-12
Row 3 'afbecd'	13-18
:	:
Row 14 'afbecd'	79-84
Row 15 'afbecd'	85-90
Row 16 'afbecd'	91-96
Grid G1-G48	97-144

INTERFACE TIMING

Parameter	Time
CLK Cycle	400ns min
CLK High	200ns min
CLK Low	200ns min
SIN Setup	100ns min
SIN Hold	150ns min
LAT High	300ns min
CLK then LAT	250ns min
BLK Hold	25μs min