ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Rev. 6 — 28 December 2015

Product data sheet

1. **General description**

The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '138' ICs and one inverter. The '138' can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Complies with JEDEC standard no. 7A
- Input levels:
 - For 74HC138: CMOS level
 - For 74HCT138: TTL level
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Ordering information 3.

Table 1. **Ordering information**

Type number	Package			
	Temperature range	Name	Description	Version
74HC138D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1
74 HCT138D			body width 3.9 mm	
74HC138DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1
74HCT138DB			body width 5.3 mm	





3-to-8 line decoder/demultiplexer; inverting

Type number	Package			
	Temperature range	Name	Description	Version
74HC138PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package;	SOT403-1
74HCT138PW			16 leads; body width 4.4 mm	
74HC138BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1
74HCT138BQ			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	

Table 1. Ordering information ...continued

4. Functional diagram






2 of 18

3-to-8 line decoder/demultiplexer; inverting

Pinning information 5.

5.1 Pinning



5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input A0, A1, A2
Ē1, Ē2	4, 5	enable input $\overline{E}1$, $\overline{E}2$ (active LOW)
E3	6	enable input E3 (active HIGH)
$\overline{Y}0, \overline{Y}1, \overline{Y}2, \overline{Y}3, \overline{Y}4, \overline{Y}5, \overline{Y}6, \overline{Y}7$	15, 14, 13, 12, 11, 10, 9, 7	output $\overline{Y}0$, $\overline{Y}1$, $\overline{Y}2$, $\overline{Y}3$, $\overline{Y}4$, $\overline{Y}5$, $\overline{Y}6$, $\overline{Y}7$ (active LOW)
GND	8	ground (0 V)
V _{CC}	16	positive supply voltage

ahla 3 Din description Table 3.

3-to-8 line decoder/demultiplexer; inverting

6. Functional description

Function table^[1]

Contr	A X X A H X A X L		Input			Outp	ut						
E1	E2	E3	A2	A1	A0	<u>7</u> 7	Y6	<u>Y</u> 5	<u>¥</u> 4	<u>Y</u> 3	<u>Y</u> 2	<u></u> 1	<u>Y</u> 0
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х											
Х	Х	L											
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
			L	L	Н	Н	Н	Н	Н	Н	Н	L	Н
			L	Н	L	Н	Н	Н	Н	Н	L	Н	Н
			L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
			Н	L	L	Н	Н	Н	L	Н	Н	Н	Н
			Н	L	Н	Н	Н	L	Н	Н	Н	Н	Н
			Н	Н	L	Н	L	Н	Н	Н	Н	Н	Н
			Н	Н	н	L	Н	Н	Н	Н	Н	Н	Н

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V		-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V		-	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$		-	±25	mA
I _{CC}	quiescent supply current			-	50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	SO16 package	<u>[1]</u>	-	500	mW
		SSOP16 package	[2]	-	500	mW
		TSSOP16 package	[2]	-	500	mW
		DHVQFN16 package	<u>[3]</u>	-	500	mW

[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 $^\circ\text{C}.$

[2] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

[3] For DHVQFN16 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

3-to-8 line decoder/demultiplexer; inverting

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	•	74HC138	3	7	'4HCT13	8	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{ar}	_{nb} = 25	°C	T _{amb} = - +85	40 °C to 5 °C		-40 °C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC13	8	1								
VIH	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
VIL	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu A; V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA

3-to-8 line decoder/demultiplexer; inverting

Symbol	Parameter	Conditions	T _{ar}	_{nb} = 25	°C		40 °C to 5 °C		-40 °C to 25 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
CI	input capacitance		-	3.5	-					pF
74HCT1	38					•		1		1
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current		-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	$\label{eq:VI} \begin{array}{l} V_I = V_{CC} - 2.1 \text{ V};\\ \text{other inputs at } V_{CC} \text{ or GND};\\ V_{CC} = 4.5 \text{ V to 5.5 V};\\ I_O = 0 \text{ A} \end{array}$								
		per input pin; An inputs	-	150	540	-	675	-	735	μΑ
		per input pin; En inputs	-	125	450	-	562.5	-	612.5	μA
		per input pin; E3 input	-	100	360	-	450	-	490	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

Static characteristics ... continued Table 6.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

3-to-8 line decoder/demultiplexer; inverting

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 8.

Symbol	Parameter	Conditions		Tan	_{nb} = 25	°C		= –40 °C ∙85 °C		= –40 °C I25 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	_
74HC13	8					_11		1			
t _{pd}	propagation	An to Yn; see Figure 6	<u>[1]</u>								
	delay	V _{CC} = 2.0 V		-	41	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	15	30	-	38	-	45	ns
		V _{CC} = 5 V; C _L = 15 pF		-	12	-	-	-	-	-	ns
		V _{CC} = 6.0 V		-	12	26	-	33	-	38	ns
		E3 to Yn; see Figure 6	<u>[1]</u>								
		V _{CC} = 2.0 V		-	47	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	17	20	-	38	-	45	ns
		V _{CC} = 5 V; C _L = 15 pF		-	14	-	-	-	-	-	ns
		V _{CC} = 6.0 V		-	14	26	-	33	-	38	ns
		En to Yn; see Figure 7	[1]								
		V _{CC} = 2.0 V		-	47	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	17	20	-	38	-	45	ns
		V _{CC} = 5 V; C _L = 15 pF		-	14	-	-	-	-	-	ns
		V _{CC} = 6.0 V		-	14	26	-	33	-	38	ns
t _t	transition time	Yn; see Figure 6 and Figure 7	[2]								
		V _{CC} = 2.0 V		-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V		-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V		-	6	13	-	16	-	19	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V _I = GND to V _{CC}	<u>[3]</u>	-	67	-	-	-	-	-	pF

3-to-8 line decoder/demultiplexer; inverting

Symbol	Parameter	Conditions		Tar	_{nb} = 25	°C		= –40 °C ⋅85 °C		= –40 °C I25 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74HCT1	38										
t _{pd}	propagation	An to Yn; see Figure 6	<u>[1]</u>								
	delay	V _{CC} = 4.5 V		-	20	35	-	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF		-	17	-	-	-	-	-	ns
		E3 to Yn; see Figure 6	[1]								
		V _{CC} = 4.5 V		-	18	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		En to Yn; see Figure 7	<u>[1]</u>								
		V _{CC} = 4.5 V		-	19	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
tt	transition time	Yn; see Figure 6 and Figure 7	[2]								
		V _{CC} = 4.5 V		-	7	15	-	19	-	22	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V _I = GND to V _{CC} - 1.5 V	[3]	-	67	-	-	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 8.

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $\mathsf{P}_{\mathsf{D}} = \mathsf{C}_{\mathsf{P}\mathsf{D}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_i \times \mathsf{N} + \sum (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_o) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

8 of 18

3-to-8 line decoder/demultiplexer; inverting

11. Waveforms






Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC138	0.5V _{CC}	0.5V _{CC}
74HCT138	1.3 V	1.3 V

NXP Semiconductors

74HC138; 74HCT138

3-to-8 line decoder/demultiplexer; inverting




Table 9. Test data

Туре	Input		Load				
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
74HC138	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}
74HCT138	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}

NXP Semiconductors

74HC138; 74HCT138

3-to-8 line decoder/demultiplexer; inverting

12. Package outline




Fig 9. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

3-to-8 line decoder/demultiplexer; inverting




Fig 10. Package outline SOT338-1 (SSOP16)

3-to-8 line decoder/demultiplexer; inverting





Fig 11. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

3-to-8 line decoder/demultiplexer; inverting



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 12. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

3-to-8 line decoder/demultiplexer; inverting

13. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
TTL	Transistor-Transistor Logic	
MM	Machine Model	

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT138 v.6	20151228	Product data sheet	-	74HC_HCT138 v.5	
Modifications:	• Type numbers 74HC138N and 74HCT138N (SOT38-4) removed.				
74HC_HCT138 v.5	20150126	Product data sheet	-	74HC_HCT138 v.4	
Modifications:	• <u>Table 6</u> : OFF-	state output current removed	d because device has no	o 3-state outputs.	
	• <u>Table 7</u> : Power dissipation capacitance condition for 74HCT138 is corrected.				
74HC_HCT138 v.4	20120627	Product data sheet	-	74HC_HCT138 v.3	
Modifications:	• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.				
	 Legal texts hat 	ve been adapted to the new	company name where	appropriate.	
	 SOT38-1 char 	nged to SOT38-4.			
74HC_HCT138 v.3	20051223	Product data sheet	-	74HC_HCT138_CNV v.2	
Modifications:	• The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.				
		dering information", <u>Section</u> d DHVQFN package informa		and <u>Section 12 "Package</u>	
	 <u>Section 9 "Static characteristics"</u>: Added from the family specification 				
74HC_HCT138_CNV v.2	19970827	Product specification	-	-	

3-to-8 line decoder/demultiplexer; inverting

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2015. All rights reserved.

74HC HCT138

3-to-8 line decoder/demultiplexer; inverting

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

3-to-8 line decoder/demultiplexer; inverting

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms
12	Package outline 11
13	Abbreviations 15
14	Revision history 15
15	Legal information 16
15.1	Data sheet status 16
15.2	Definitions 16
15.3	Disclaimers 16
15.4	Trademarks 17
16	Contact information 17
17	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 December 2015 Document identifier: 74HC_HCT138

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

 74HC138BQ,115
 74HC138D,652
 74HC138DB,112
 74HC138DB,118
 74HC138D,653
 74HC138PW,112

 74HC138PW,118
 74HCT138BQ,115
 74HCT138D,652
 74HCT138DB,112
 74HCT138DB,112
 74HCT138DB,118
 <t