74HC/HCT191

FEATURES

- Synchronous reversible counting
- Asynchronous parallel load
- · Count enable control for synchronous expansion
- Single up/down control input
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT191 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT191 are asynchronously presettable 4-bit binary up/down counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs (D_0 to D_3) is loaded into the counter and appears on the outputs when the parallel load (\overline{PL}) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable (\overline{CE}) input. When \overline{CE} is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down (\overline{U}/D) input signal determines the direction of counting as indicated in the function table. The \overline{CE} input may go LOW when the clock is in either state, however, the LOW-to-HIGH \overline{CE} transition must occur only when the clock is HIGH. Also, the \overline{U}/D input should be changed only when either \overline{CE} or \overline{CP} is HIGH.

Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (\overline{RC}). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "15" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until \overline{U}/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the \overline{RC} output. When TC is HIGH and \overline{CE} is LOW, the \overline{RC} output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig.5, each \overline{RC} output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on \overline{CE} inhibits the \overline{RC} output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig.6 shows a method of causing state changes to occur simultaneously in all stages. The \overline{RC} outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the $\overline{\text{CE}}$ input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own $\overline{\text{CE}}$ signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

Philips Semiconductors Product specification

Presettable synchronous 4-bit binary up/down counter

74HC/HCT191

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYF		
	PARAMETER	CONDITIONS	НС	нст	UNIT
t _{PHL} / t _{PLH}	propagation delay CP to Q _n	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	22	22	ns
f _{max}	maximum clock frequency	MANN TO OA CO	36	36	MHz
Cı	input capacitance	TANN TOO	3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	31	33	pF

Notes

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz

f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

C_I = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

WWW.100Y.COM.TW

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information". WWW.100Y.COM.TW


WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Y.COM.TV Http://www. 100y. com. tw WWW.100Y.COM.TW


74HC/HCT191

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q ₀ to Q ₃	flip-flop outputs
40M	CE (N. CO)	count enable input (active LOW)
5 OM. 1	Ū/D (V	up/down input
8	GND	ground (0 V)
11	PL	parallel load input (active LOW)
12	TC VVV	terminal count output
13	RC W	ripple clock output (active LOW)
14 CO	CP WWW.	clock input (LOW-to-HIGH, edge triggered)
15, 1, 10, 9	D ₀ to D ₃	data inputs
16	V _{CC}	positive supply voltage








WWW.100Y.COM.T 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

Philips Semiconductors Product specification

Presettable synchronous 4-bit binary up/down counter

74HC/HCT191



FUNCTION TABLE

WWW.	WWW	OUTPUTS				
OPERATING MODE	PL	Ū/D	CE	СР	D _n	Qn
parallel load	L	X X	X	X X	H	N.HOY.COM.TY
count up	Н	W. 100 x	COM!	1	Х	count up
count down	H	H 00	L	\uparrow	Х	count down
hold (do nothing)	H 🕥	X	Y H	X	X	no change

TC AND RC FUNCTION TABLE

INPUTS			W 1	TERMINAL CO	W	OUTPUTS		
U/D	CE	СР	\mathbb{Q}_0	Q ₁	Q ₂	$\mathbb{Q}^{\mathbb{Q}}$ \mathbb{Q}_3	TC	RC
Н	HI. IV	X	Н	H	HOW	н	LIVIN	H.C
L	H	X	H	H	HOON	H	H	1.100 H.
L	L		A H	Н	OH.	H	7	1007
L	H	X CO	L	LUWW.	L.CO	LN	LIVIN	How
Н	H	100 X	L	Ľ ,	1.10L . CO	ML	Н	TH.
Н	L	Toly C	LW	LWW	LOY		_ _ \\ \\ \	

Notes

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


X = don't care


↑ = LOW-to-HIGH CP transition


= one LOW level pulse

= TC goes LOW on a LOW-to-HIGH CP transition


74HC/HCT191








74HC/HCT191





胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74HC/HCT191

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". WWW.100Y.COM.TW

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_r = 6 cc. C

SYMBOL	N.TW WWW	T _{amb} (°C)								TEST CONDITIONS		
	MATH	N 100	Mr.	oM.T	74HC		1	W.100	UNIT	M.T.	MANEEODMO	
	PARAMETER	+25			-40 to +85 -40			-40 to +125		V _{CC} (V)		
		min.	typ.	max.	min.	max.	min.	max.	01.0	OM	TW	
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		72 26 21	220 44 37	M.TY	275 55 47	1	330 66 56	ns	2.0 4.5 6.0	Fig.10	
t _{PHL} / t _{PLH}	propagation delay CP to TC	WA	83 30 24	255 51 43	COM.	320 64 54		395 77 65	ns	2.0 4.5 6.0	Fig.10	
t _{PHL} / t _{PLH}	propagation delay CP to RC	7	47 17 14	150 30 26	V.CO	190 38 33	N	225 45 38	ns	2.0 4.5 6.0	Fig.11	
t _{PHL} / t _{PLH}	propagation delay CE to RC		33 12 10	130 26 22	00Y.C	165 33 28	TW	195 39 33	ns	2.0 4.5 6.0	Fig.11	
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		61 22 18	220 44 37	100X	275 55 47	LTV	330 66 56	ns	2.0 4.5 6.0	Fig.12	
t _{PHL} / t _{PLH}	propagation delay PL to Q _n	W.T.W	61 22 18	220 44 37	W.10	275 55 47	OM.	330 66 56	ns	2.0 4.5 6.0	Fig.13	
t _{PHL} / t _{PLH}	propagation delay Ū/D to TC	1.TV M.T	44 16 13	190 38 32	WW	240 48 41	CO_J	285 57 48	ns	2.0 4.5 6.0	Fig.14	
t _{PHL} / t _{PLH}	propagation delay U/D to RC	OM.	50 18 14	210 42 36	MM	265 53 45	oy.C	315 63 54	ns	2.0 4.5 6.0	Fig.14	
t _{THL} / t _{TLH}	output transition time	CO _J	19 7 6	75 15 13	N	95 19 16	100 A	110 22 19	ns	2.0 4.5 6.0	Fig.15	
t _W	clock pulse width HIGH or LOW	125 25 21	28 10 8	TW	155 31 26	WW	195 39 33	ON.CO	ns	2.0 4.5 6.0	Fig.10	
tw	parallel load pulse width LOW	100 20 17	22 8 6	M.TV	125 25 21	W	150 30 26	100X	ns	2.0 4.5 6.0	Fig.15	

74HC/HCT191

	WWW. 100	Y COP	T _{amb} (°C)									
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +12		+125 UNIT		WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.	M.T	(V)		
t _{rem}	removal time PL to CP	35 7 6	8 3 2	VT.IV	45 9 8	W	55 11 9	00.X°C	ns M	2.0 4.5 6.0	Fig.15	
t _{su}	set-up time U/D to CP	205 41 35	50 18 14	OW.	255 51 43		310 62 53	A.1002	ns	2.0 4.5 6.0	Fig.17	
t _{su}	set-up time D _n to PL	100 20 17	19 7 6	CON	125 25 21		150 30 26	NN.10	ns C	2.0 4.5 6.0	Fig.16	
t _{su}	set-up time CE to CP	140 28 24	44 16 13	Y.CO	175 35 30	N	210 42 36	MMM.	ns	2.0 4.5 6.0	Fig.17	
th	hold time Ū/D to CP	0 0 0	-39 -14 -11	100¥	0 0 0	TW	0 0 0	MM	ns	2.0 4.5 6.0	Fig.17	
th	hold time D _n to PL	0 0 0	-11 -4 -3	W.100	0 0 0	M.TV OM.T	0 0 0	4	ns	2.0 4.5 6.0	Fig.16	
t _h	hold time CE to CP	0 0 0	-28 -10 -8	WW.1	0 0 0	COM;	0 0 0		ns	2.0 4.5 6.0	Fig.17	
f _{max}	maximum clock pulse frequency	4.0 20 24	11 33 39	NWV	3.2 16 19	V.CO	2.6 13 15	N	MHz	2.0 4.5 6.0	Fig.10	

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.COM.TW

100Y.COM.TW

74HC/HCT191

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFI	CIENT
D _n	0.5	MAN TOON CONTRACTOR
CP	0.65	COM.
U/D	1.15	M. 1001. CW.T.
CE, PL	1.5	WWW. 1007.CO
VW.100	T COM.	COM.

74HC/HCT191

SYMBOL	WWW.100	V.CO		W	T _{amb} (°	C)	100	Y.Co.	1.TW	TEST CONDITION		
	PARAMETER	74HC							UNIT	V _{CC}	WAVEFORMS	
		+25		WT	-40 to +85		-40 to +12		OMJ	(V)		
		min.	typ.	max.	min.	max.	min.	max.	M	IN		
t _{PHL} / t _{PLH}	propagation delay CP to Q _n	100	26	48	N	60		72	ns	4.5	Fig.10	
t _{PHL} / t _{PLH}	propagation delay CP to TC	N.10	32	51	TW	64	WW	77	ns	4.5	Fig.10	
t _{PHL} / t _{PLH}	propagation delay CP to RC		19	35	LTW	44	WW	53	ns	4.5	Fig.11	
t _{PHL} / t _{PLH}	propagation delay CE to RC	WW	19	33	MIT	41	1	50	ns	4.5	Fig.11	
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n	NW	22	44	OM.	55	-	66	ns	4.5	Fig.12	
t _{PHL} / t _{PLH}	propagation delay PL to Q _n	W	27	46	COM	58		69	ns	4.5	Fig.13	
t _{PHL} / t _{PLH}	propagation delay U/D to TC		23	45	CO.	56		68	ns	4.5	Fig.14	
t _{PHL} / t _{PLH}	propagation delay U/D to RC		24	45	NV.C	56		68	ns	4.5	Fig.14	
t _{THL} / t _{TLH}	output transition time		7	15	100Y.	19	TW	22	ns	4.5	Fig.15	
t _W	clock pulse width HIGH or LOW	16	9		20	(,CO)	24	Ń	ns	4.5	Fig.10	
t _W	parallel load pulse width LOW	22	11	WW	28	OY.CC	33	IN	ns	4.5	Fig.15	
t _{rem}	removal time PL to CP	7	1	W	9	001.	11	TW	ns	4.5	Fig.15	
t _{su}	set-up time U/D to CP	41	20		51	1007	62	M.TW	ns	4.5	Fig.17	
t _{su}	set-up time D _n to PL	20	9		25	N.100	30	$O^{M,T}$	ns	4.5	Fig.16	
t _{su}	set-up time CE to CP	30	18		38		45	COM	ns	4.5	Fig.17	
t _h	hold time U/D to CP	0	-18	N W	0	NW	0	V.CO	ns	4.5	Fig.17	
t _h	hold time D _n to PL	0	-5	TW	0	WWY	0	OY.CO	ns	4.5	Fig.16	
t _h	hold time CE to CP	0	-10	LTW	0	W	0	OOY.	ns	4.5	Fig.17	
f _{max}	maximum clock pulse frequency	20	33	MIT	16	T N	13	1001	MHz	4.5	Fig.10	

74HC/HCT191

AC WAVEFORMS




Fig.10 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width and the maximum clock pulse frequency.






Fig.11 Waveforms showing the clock and count enable inputs (CP, $\overline{\text{CE}}$) to ripple clock output ($\overline{\text{RC}}$) propagation delays.





Philips Semiconductors Product specification

Presettable synchronous 4-bit binary up/down counter

74HC/HCT191









Philips Semiconductors Product specification

Presettable synchronous 4-bit binary up/down counter

74HC/HCT191





PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".