



PNPN Silicon, Reverse-Blocking, Power Triode Thyristors

Qualified per MIL-PRF-19500/108

Qualified Levels:JAN and JANTX

DESCRIPTION

This silicon controlled rectifier device is military qualified up to a JANTX level for high-reliability applications.

Important: For the latest information, visit our website http://www.microsemi.com.

FEATURES

- JEDEC registered 2N682, 2N683, 2N685, and 2N687 2N692.
- JAN and JANTX qualifications are available per MIL-PRF-19500/108.
- RoHS compliant versions available (commercial grade only).



TO-208 / TO-48 Package

APPLICATIONS / BENEFITS

A general purpose, reverse-blocking thyristor.

MAXIMUM RATINGS

Parameters/Test Conditions	Symbol	Value	Unit
Junction Temperature	TJ	-65 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Gate Voltage (Peak Total Value)	V_{GM}	5	V(pk)
Maximum Average DC Output Current (1)	lo	16	Α
Non-repetitive Peak On-State Current (2) @ t = 7 ms	I _{TSM}	150	Α

Notes:

- This average forward current is for a maximum case temperature of +65 °C, and 180 electrical degrees of conduction.
- 2. Surge rating is non-recurrent and applies only with device in the conducting state. The peak rate of surge current must not exceed 100 amperes during the first 10 µs after switching from the off (blocking) state to the on (conducting) state. This time is measured from the point where the thyristor voltage has decayed to 90 percent of its initial blocking value.

MSC - Lawrence

6 Lake Street, Lawrence, MA 01841 Tel: 1-800-446-1158 or (978) 620-2600 Fax: (978) 689-0803

MSC - Ireland

Gort Road Business Park, Ennis, Co. Clare, Ireland Tel: +353 (0) 65 6840044 Fax: +353 (0) 65 6822298

Website:


www.microsemi.com



MECHANICAL and PACKAGING

- CASE: Nickel plated copper.
- TERMINALS: Nickel plated steel, solder dipped or RoHS compliant matte-tin plating (on commercial and CDS grade only).
- MARKING: Manufacturer's ID, part number, date code, polarity.
- POLARITY: Terminal 1: gate, terminal 2: cathode, terminal 3 (stud): anode.
- WEIGHT: Approximately 12.36 grams.
- See Package Dimensions on last page.

PART NOMENCLATURE



	SYMBOLS & DEFINITIONS				
Symbol	Definition				
С	Capacitance				
di/dt	Critical rate of rise of on-state current				
dv/dt	Critical rate of rise of off-state voltage				
f	frequency				
l _F	Forward current				
Ι _Τ	On-state current				
I_{TM}	On-state current (peak total value)				
R	Resistance				
R _e	Responsivity, radiant				
R_L	Resistor load				
t	time				
tp	Pulse variation				
V _{AA}	Anode power supply voltage (dc)				



ELECTRICAL CHARACTERISTICS

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Repetitive Peak Reverse Voltage and Repetitive Peak Off-State Voltage	2N682 2N683 2N685 2N686 2N687 2N688 2N689 2N690 2N691 2N692	V _{RRM} ⁽¹⁾ and V _{DRM}		50 100 200 250 300 400 500 600 700 800	V (pk)

⁽¹⁾ Values applicable to zero or negative gate voltage (V_{GM}).

Parameters / Test Conditions		Min.	Max.	Unit
Holding current: Bias condition D; $V_{AA} = 24 \text{ V maximum}$; $I_{TM} = I_{F1} = 1 \text{ A}$ $I_{T} = I_{F2} = 100 \text{ mA}$ trigger voltage source = 10 V trigger PW = 100 µs (minimum) $R_2 = 20 \Omega$	I _H		50	mA
Reverse blocking current AC method, bias condition D; f = 60 Hz, V _{RRM} = rated	I _{RRM1}		2	mA (pk)
Forward blocking current AC method, bias condition D; f = 60 Hz; V _{DRM} = rated	I _{DRM1}		2	mA (pk)
Gate trigger voltage and current $V_2 = V_D = 6 \text{ V}$; $R_L = 50 \Omega$; $R_e = 20 \Omega$ maximum	V _{GT1} I _{GT1}		3 35	V mA
Forward on voltage I _{TM} = 50 A(pk) (pulse); pulse width = 8.5 ms; maximum; duty cycle = 2 percent maximum	V_{TM}		2	V (pk)
Reverse gate current $V_G = 5 V$	I _G		250	mA



ELECTRICAL CHARACTERISTICS (continued)

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Reverse blocking current (T _C = +120 °C) AC method, bias condition D; f = 60 Hz; V _{RRM} = rated		I _{RRM2}		5	mA (pk)
Forward blocking current (T _C = +120 °C) AC method, bias condition D; f = 60 Hz; V _{DRM} = rated		I _{DRM2}		5	mA (pk)
Gate trigger voltage (T_{C} = +120 o C; R_{e} = 20 Ω max) V_{2} = V_{DM} = 50 V ; R_{L} = 140 Ω V_{2} = V_{DM} = 100 V ; R_{L} = 140 Ω V_{2} = V_{DM} = 200 V ; R_{L} = 140 Ω V_{2} = V_{DM} = 250 V ; R_{L} = 650 Ω V_{2} = V_{DM} = 300 V ; R_{L} = 650 Ω V_{2} = V_{DM} = 400 V ; R_{L} = 3 k Ω V_{2} = V_{DM} = 500 V ; R_{L} = 3 k Ω V_{2} = V_{DM} = 600 V ; R_{L} = 3 k Ω V_{2} = V_{DM} = 700 V ; R_{L} = 3 k Ω V_{2} = V_{DM} = 800 V ; R_{L} = 3 k Ω	2N682 2N683 2N685 2N686 2N687 2N688 2N689 2N690 2N691 2N692	V_{GT2}	.25		V
Reverse blocking current (T _C = -65 °C) AC method, bias condition D; f = 60 Hz; V _{RRM} = rated		I _{RRM3}		2	mA (pk)
Forward blocking current (T _C = -65 °C) AC method, bias condition D; f = 60 Hz; V _{DRM} = rated		I _{DRM3}		2	mA (pk)
Gate trigger voltage and current ($T_C = -65$ °C) $V_2 = V_D = 6$ V; $R_L = 50$ Ω ; $R_e = 20$ Ω maximum		V _{GT3} I _{GT2}		3 80	V mA
Exponential rate of voltage rise Bias condition D; $T_C = +120^{\circ}C$ minimum, $dv/dt = 25 \text{ v/}\mu\text{s}$; repetition rate = 60 pps; test duration = 15 s; $C = 1.0 \ \mu\text{F}$; $R_L = 50 \ \Omega$ $V_{AA} = 50 \ V$ $V_{AA} = 100 \ V$ $V_{AA} = 200 \ V$ $V_{AA} = 250 \ V$ $V_{AA} = 300 \ V$ $V_{AA} = 400 \ V$ $V_{AA} = 500 \ V$ $V_{AA} = 600 \ V$ $V_{AA} = 700 \ V$ $V_{AA} = 800 \ V$	2N682 2N683 2N685 2N686 2N687 2N688 2N689 2N690 2N691 2N692	V _D	47 95 190 240 285 380 475 570 665 760		V




ELECTRICAL CHARACTERISTICS (continued)

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Circuit-commutated turn-off time $T_C = +120^{\circ}C$ minimum; $I_{TM} = 10$ A; $t_{on} = 100 \pm 50$ µs; di/dt = 5 A/µs minimum; di/dt = 8 A/µs maximum; reverse voltage at $t_1 = 15$ V repetition rate = 60 pps maximum; di/dt = 20 V/µs; gate bias conditions; gate source voltage = 0 V; gate source resistance = 100Ω V $_{DM} = V_{DRM} = 50$ V (pk); $V_{RRM} = 50$ V maximum V $_{DM} = V_{DRM} = 100$ V (pk); $V_{RRM} = 100$ V maximum V $_{DM} = V_{DRM} = 200$ V (pk); $V_{RRM} = 200$ V maximum V $_{DM} = V_{DRM} = 250$ V (pk); $V_{RRM} = 250$ V maximum V $_{DM} = V_{DRM} = 300$ V (pk); $V_{RRM} = 300$ V maximum V $_{DM} = V_{DRM} = 300$ V (pk); $V_{RRM} = 300$ V maximum V $_{DM} = V_{DRM} = 400$ V (pk); $V_{RRM} = 400$ V maximum V $_{DM} = V_{DRM} = 500$ V (pk); $V_{RRM} = 500$ V maximum V $_{DM} = V_{DRM} = 600$ V (pk); $V_{RRM} = 600$ V maximum V $_{DM} = V_{DRM} = 600$ V (pk); $V_{RRM} = 600$ V maximum V $_{DM} = V_{DRM} = 700$ V (pk); $V_{RRM} = 700$ V maximum V $_{DM} = V_{DRM} = 800$ V (pk); $V_{RRM} = 800$ V maximum V $_{DM} = V_{DRM} = 800$ V (pk); $V_{RRM} = 800$ V maximum	2N682 2N683 2N685 2N686 2N687 2N688 2N689 2N690 2N691 2N692	t _{off}		30 30 30 30 30 30 40 40 60 60	μS
Gate controlled turn-on time $V_{AA} = 50 \text{ V}$ for 2N682 $V_{AA} = 100 \text{ V}$ for 2N683, 2N685 through 2N692 $I_{TM} = 10 \text{ A}$; $V_{GG} = 10 \text{ V}$; $R_e = 25 \Omega$ $t_{p1} = 15 \pm 5 \mu \text{s}$; $4 \text{ A/}\mu\text{s} \le \text{di/dt} \le 200 \text{ A/}\mu\text{s}$.	2N682, 2N683, 2N685 through 2N692	t _{on}		5	μ\$



PACKAGE DIMENSIONS



NOTES:

- 1. Dimensions are in inches. Millimeters are given for information only.
- Device contour, except on hex head and noted terminal dimensions, is optional within zone defined by CD and OAH, CD not to exceed actual HE
- 3. Contour and angular orientation of terminals 1 and 2 with respect to hex portion and to each other are optional.
- Chamfer or undercut on one or both ends of the hexagonal portion are optional.
- 5. Square or radius on end of terminal is optional.
- Minimum difference in terminal lengths to establish datum line for numbering terminals.
- 7. Dimension SD is pitch diameter of coated threads.
- 8. In accordance with ASME Y14.5M, diameters are equivalent to Φx symbology.

		sions			
Ltr	Inc	Inches		Millimeters	
	Min	Max	Min	Max	
b	0.115	0.139	2.92	3.53	3
b1	0.210	0.300	5.33	7.62	3
CD	-	0.543	1	13.8	2
CH	-	0.550	1	14.00	
e2	0.125	-	3.17	1	6
HF	0.544	0.563	13.8	14.3	
HT	0.075	0.200	1.9	5.08	4
OAH	-	1.193	1	30.3	2
S	0.120	-	3.05	1	3
SD	1/4 - 28 UNF 2A				
SL	0.422	0.453	10.7	11.5	
SU	-	0.090	-	2.29	
ΦТ	0.125	0.165	3.17	4.19	
ФТ1	0.060	0.075	1.52	1.9	-
UD	0.220	0.249	5.59	6.32	

Terminal 1	Gate	
Terminal 2	Cathode	5
Terminal 3	Anode (Stud)	7