

ZL30131 OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer

Short Form Data Sheet

July 2009

Features

- Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, PDH and Ethernet network interface cards
- Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2)
- Two independent DPLLs provides timing for the transmit path (backplane to line rate) and the receive path (recovered line rate to backplane)
- Synchronizes to telecom reference clocks (2 kHz, N*8 kHz up to 77.76 MHz, 155.52 MHz) or to Ethernet reference clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz)
- Selectable loop bandwidth of 14 Hz, 28 Hz, 890 Hz, or 0.1 Hz
- Supports automatic hitless reference switching and short term holdover during loss of reference inputs
- Generates standard SONET/SDH clock rates (e.g., 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, 622.08 MHz) or Ethernet clock rates (e.g. 25 MHz, 50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for synchronizing Ethernet PHYs
- Programmable output synthesizers (P0, P1) generate telecom clock frequencies from any

Ordering Information

ZL30131GGG 100 Pin CABGA Trays ZL30131GGG2 100 Pin CABGA* Trays *Pb Free Tin/Silver/Copper

-40°C to +85°C

multiple of 8 kHz up to 100 MHz (e.g., T1/E1, DS3/E3)

- Generates several styles of output frame pulses with selectable pulse width, polarity, and frequency
- Configurable input to output delay and output to output phase alignment
- Configurable through a serial interface (SPI or I²C)
- DPLLs can be configured to provide synchronous or asynchronous clock outputs

Applications

- ITU-T G.8262 Line Cards which support 1GbE and 10GbE interfaces
- SONET line cards up to OC-192
- SDH line cards up to STM-64



Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2008-2009, Zarlink Semiconductor Inc. All Rights Reserved.

1

Pin Description

Pin #	Name	l/O Type	Description					
Input F	Reference							
C1 B2 A3 C3 B3 B4 C4 A4	ref0 ref1 ref2 ref3 ref4 ref5 ref6 ref7	Ιu	Input References 7:0 (LVCMOS, Schmitt Trigger). These input references an available to both the Tx DPLL and the Rx DPLL for synchronizing output clock All eight input references can lock to any multiple of 8 kHz up to 77.76 MH including 25 MHz and 50 MHz. Input ref0 and ref1 have additional configurab pre-dividers allowing input frequencies of 62.5 MHz, 125 MHz, and 155.52 MHz. These pins are internally pulled up to V_{dd} .					
B1 A1 A2	sync0 sync1 sync2	I _u	Frame Pulse Synchronization References 2:0 (LVCMOS, Schmitt Trigger). These are optional frame pulse synchronization inputs associated with input references 0, 1 and 2. These inputs accept frame pulses in a clock format (50% duty cycle) or a basic frame pulse format with minimum pulse width of 5 ns. These pins are internally pulled up to V_{dd} .					
Output	Clocks and Fra	ame Puls	es					
A9 B10	diff0_p diff0_n	0	Differential Output Clock 0 (LVPECL). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH cloc (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MH 311.04 MHz, 622.08 MHz). When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks (25 MHz, 50 MHz, 62.5 MH 125 MHz, 156.25 MHz, 312.5 MHz). See "Output Clocks and Frame Pulse section on page 22 more detail on clock frequency settings.					
A10 B9	diff1_p diff1_n	0	Differential Output Clock 1 (LVPECL). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH clocks (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz). When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz, 156.25 MHz, 312.5 MHz). See "Output Clocks and Frame Pulses" section on page 22 more detail on clock frequency settings.					
D10	apll_clk0	0	APLL Output Clock 0 (LVCMOS). This output can be configured to provide any one of the SONET/SDH clock outputs up to 77.76 MHz or any of the Ethernet clock rates up to 125 MHz. The default frequency for this output is 77.76 MHz.					
G10	apll_clk1	0	APLL Output Clock 1 (LVCMOS). This output can be configured to provide any one of the SONET/SDH clock outputs up to 77.76 MHz or any of the Ethernet clock rates up to 125 MHz. The default frequency for this output is 19.44 MHz.					
K9	p0_clk0	0	Programmable Synthesizer 0 - Output Clock 0 (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 2.048 MHz.					
K7	p0_clk1	0	Programmable Synthesizer 0 - Output Clock 1 (LVCMOS). This is a programmable clock output configurable as a multiple or division of the p0_clk0 frequency within the range of 2 kHz to 100 MHz. The default frequency for this output is 8.192 MHz.					
K8	p0_fp0	0	Programmable Synthesizer 0 - Output Frame Pulse 0 (LVCMOS). This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz.					

Pin #	Name	l/O Type	Description						
J7	p0_fp1	0	Programmable Synthesizer 0 - Output Frame Pulse 1 (LVCMOS). This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz						
J10	p1_clk0	0	Programmable Synthesizer 1 - Output Clock 0 (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 1.544 MHz (DS1).						
K10	p1_clk1	0	Programmable Synthesizer1 - Output Clock 1 (LVCMOS). This is a programmable clock output configurable as a multiple or division of the p1_clk0 requency within the range of 2 kHz to 100 MHz. The default frequency for this putput is 3.088 MHz (2x DS1).						
E1	ref_out	0	Rx DPLL Selected Output Reference (LVCMOS). This is a buffered copy of the butput of the reference selector for the Rx DPLL. Switching between input eference clocks at this output is not hitless.						
Contro)								
H5	rst_b	I	Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. Reset should be asserted for a minimum of 300 ns.						
J5	hs_en	Ιu	Tx DPLL Hitless Switching Enable (LVCMOS, Schmitt Trigger). A logic high at this input enables hitless reference switching. A logic low disables hitless reference switching and re-aligns the Tx DPLL's output phase to the phase of the selected reference input. This feature can also be controlled through software registers. This pin is internally pulled up to Vdd.						
C2 D2	mode_0 mode_1	l _u	Tx DPLL Mode Select 1:0 (LVCMOS, Schmitt Trigger). During reset, the levels on these pins determine the default mode of operation for the Tx DPLL (Automatic, Normal, Holdover or Freerun). After reset, the mode of operation can be controlled directly with these pins, or by accessing the tx_dpll_modesel register (0x1F) through the serial interface. This pin is internally pulled up to Vdd.						
К1	diff0_en	Ι _u	Differential Output 0 Enable (LVCMOS, Schmitt Trigger). When set high, the differential LVPECL output 0 driver is enabled. When set low, the differential driver is tristated reducing power consumption. This pin is internally pulled up to Vdd.						
D3	diff1_en	lu	Differential Output 1 Enable (LVCMOS, Schmitt Trigger). When set high, the differential LVPECL output 1 driver is enabled. When set low, the differential driver is tristated reducing power consumption. This pin is internally pulled up to Vdd.						
Status									
H1	lock	0	Lock Indicator (LVCMOS). This is the lock indicator pin for the Tx DPLL. This output goes high when the Tx DPLL's output is frequency and phase locked to the input reference.						
J1	hold	0	Holdover Indicator (LVCMOS). This pin goes high when the Tx DPLL enters the holdover mode.						

Pin #	Name	l/O Type	Description					
Serial	Interface		1					
E2	sck_scl	I/B	Clock for Serial Interface (LVCMOS). Serial interface clock. When $i2c_en = 0$ this pin acts as the sck pin for the serial interface. When $i2c_en = 1$, this pin acts as the scl pin (bidirectional) for the l^2C interface.					
F1	si_sda	I/B	Serial Interface Input (LVCMOS). Serial interface data pin. When i2c_en = 0 this pin acts as the si pin for the serial interface. When i2c_en = 1, this pin acts as the sda pin (bidirectional) for the I^2C interface.					
G1	so	0	Serial Interface Output (LVCMOS). Serial interface data output. When i2c_en = 0, this pin acts as the so pin for the serial interface. When i2c_en = 1, this pin is unused and should be left unconnected.					
E3	cs_b_asel0	۱ _u	Chip Select for SPI/Address Select 0 for I²C (LVCMOS). When i2c_en = 0, this bin acts as the chip select pin (active low) for the serial interface. When i2c_en = 1, this pin acts as the asel0 pin for the I ² C interface.					
F3	asel1	Ι _u	Address Select 1 for I^2C (LVCMOS). When i2c_en = 1, this pin acts as th asel1 pin for the I^2C interface. Internally pulled up to Vdd. Leave open when no in use.					
F2	asel2	Ι _u	Address Select 2 for I^2C (LVCMOS). When i2c_en = 1, this pin acts as the asel2 pin for the I^2C interface. Internally pulled up to Vdd. Leave open when n in use.					
G2	int_b	0	Interrupt Pin (LVCMOS). Indicates a change of device status prompting th processor to read the enabled interrupt service registers (ISR). This pin is a open drain, active low and requires an external pulled-up to Vdd.					
J2	i2c_en	Ι _u	I²C Interface Enable (LVCMOS). If set high, the I ² C interface is enabled, if set low, the SPI interface is enabled. Internally pull-up to Vdd.					
APLL	Loop Filter							
A6	apll_filter	А	External Analog PLL Loop Filter terminal.					
B6	filter_ref0	А	Analog PLL External Loop Filter Reference.					
C6	filter_ref1	А	Analog PLL External Loop Filter Reference.					
JTAG a	and Test							
J4	tdo	0	Test Serial Data Out (Output). JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled.					
K2	tdi	Ι _u	Test Serial Data In (Input). JTAG serial test instructions and data are shifted i on this pin. This pin is internally pulled up to Vdd. If this pin is not used then should be left unconnected.					
H4	trst_b	Ι _U	Test Reset (LVCMOS). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to Vdd. If this pin is not used then it should be connected to GND.					
K3	tck	Ι	Test Clock (LVCMOS): Provides the clock to the JTAG test logic. If this pin is not used then it should be pulled down to GND.					

Pin # Name I/O Type			Description						
J3	tms	۱ _u	Test Mode Select (LVCMOS). JTAG signal that controls the state transitions the TAP controller. This pin is internally pulled up to V_{DD} . If this pin is not us then it should be left unconnected.						
Master	Clock								
K4	osci	I	Dscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz eference from a clock oscillator (TCXO, OCXO). The stability and accuracy of he clock at this input determines the free-run accuracy and the long term foldover stability of the output clocks.						
K5	OSCO	0	Dscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator.						
Miscel	laneous								
J6	IC		Internal Connection. Connect to ground.						
C5 B5 K6 H10	IC		Internal Connection. Leave unconnected.						
H7 G3 E10 F10 D1	NC		No Connection. Leave Unconnected.						
Power	and Ground	-							
D9 E4 G8 G9 J8 J9 H6 H8	V _{DD}	P P P P P P	Positive Supply Voltage. +3.3V _{DC} nominal.						
E8 F4	V _{CORE}	P P	Positive Supply Voltage. +1.8V _{DC} nominal.						
A5 A8 C10	AV _{DD}	P P P	Positive Analog Supply Voltage. +3.3V _{DC} nominal.						
B7 B8 H2	AV _{CORE}	P P P	Positive Analog Supply Voltage. +1.8V _{DC} nominal.						

Pin #	Name	l/O Type	Description			
D4	V _{SS}	G	Ground. 0 Volts.			
D5		G				
D6		G				
D7		G				
E5		G				
E6		G				
E7		G				
F5		G G				
F6		G				
F7		G G				
G4		G				
G5		G				
G6		G				
G7		G				
E9		G				
F8		G				
F9		G				
H9		G				
A7	AV _{SS}	G	Analog Ground. 0 Volts.			
C7		G	-			
C8		G				
C9		G				
D8		G				
H3		G				

I_d - Input, Internally pulled down

Iu - Input, Internally pulled up

O - Output

A - Analog

P - Power

G - Ground

1.0 Pin Diagram

TOP VIEW

	1	2	3	4	5	6	7	8	9	10
A	Sync1	Sync2	C ref2	Cref7	O AV _{DD}	apll_filter	O AV _{SS}	O AV _{DD}	O diff0_p	O diff1_p
В	Sync0	C ref1	C ref4	C ref5		filter_ref0			O diff1_n	O diff0_n
С	C ref0	 mode_0	C ref3	Cref6) IC	filter_ref1	\bigcirc AV _{SS}	O AV _{SS}	O AV _{SS}	
D	O NC	 mode_1	O diff1_en	$\bigcirc_{V_{SS}}$	$\bigcirc_{V_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{\rm AV_{SS}}$	$\bigcirc_{V_{DD}}$	opli_cik0
E	Cref_out	Sck/	Cs_b/ asel0		$\bigcirc_{V_{SS}}$	$\bigcirc_{V_{SS}}$	$\bigcirc_{V_{SS}}$		$\bigcirc_{V_{SS}}$	
F	⊖ si/ sdh	O asel2	O asel1		$\bigcirc_{V_{SS}}$	$\bigcirc_{V_{SS}}$	$\bigcirc_{V_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{v_{SS}}$	O NC
G	So	◯ int_b		$\bigcirc_{v_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{v_{SS}}$	$\bigcirc_{V_{DD}}$	$\bigcirc_{V_{DD}}$	apll_clk1
н	lock		\bigcirc AV _{SS}	C trst_b	⊖ rst_b	$\bigcirc_{V_{DD}}$	NC	$\bigcirc_{V_{DD}}$	$\bigcirc_{v_{SS}}$	
J	hold	i2c_en	tms	C tdo	⊖ hs_en		D p0_fp1	$\bigcirc_{V_{DD}}$	$\bigcirc_{V_{DD}}$	p1_clk0
к	O diff0_en	tdi	C tck	osci	Osco) IC	p0_clk1	D0_fp0	p0_clk0	p1_clk1

1

- A1 corner is identified with a dot.

2.0 Functional Description

The ZL30131 OC-192/STM-64 PDH/SONET/SDH/10GbE Network Interface Synchronizer is a highly integrated device that provides timing for both PDH/SONET/SDH and Ethernet network interface cards. A functional block diagram is shown in Figure 1.

This device is ideally suited for designs that require both a transmit timing path (backplane to PHY) and a receive timing path (PHY to backplane). Each path is controlled with separate DPLLs (Tx DPLL, Rx DPLL) which are both independently configurable through the serial interface (SPI or I^2C). A typical application of the ZL30131 is shown in Figure 2. In this application, the ZL30131 translates the 19.44 MHz clock from the telecom rate backplane (system timing bus), translates the frequency to 622.08 MHz or 156.25 MHz for the PHY Tx clock, and filters the jitter to ensure compliance with the related standards. A programmable synthesizer (P0) provides synchronous PDH clocks with multiples of 8 kHz for generating PDH interface clocks. On the receive path, the Rx DPLL and the P1 synthesizer translate the line recovered clock (8 kHz or 25 MHz) from the PHY to the 19.44 MHz telecom backplane (line recovered timing) for the central timing cards. The ZL30131 allows easy integration of Ethernet line rates with today's telecom backplanes.









For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I₂C components conveys a license under the Philips I₂C Patent rights to use these components in and I₂C System, provided that the system conforms to the I₂C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE