

LCD Video Processor with Built-In Decoder, MCU, OSD, TCON and Analog RGB Input Support

TW8835

The [TW8835](#) incorporates many of the features required to create multipurpose in-car LCD display system in a single package. It integrates a high quality 2D comb NTSC/PAL/SECAM video decoder, triple high speed RGB ADCs, high quality scaler, versatile OSD and high performance MCU. Its image video processing capability includes arbitrary scaling, panoramic scaling, image mirroring, image adjustment and enhancement, black and white stretch, etc. On the input side, it supports a rich combination of CVBS, S-video, component video, analog RGB as well as digital YCbCr/RGB inputs. On the output side, it supports a variety of digital panel types with its built-in timing controller. The integration of additional touch screen controller, LED driver controller, PWM and MCU makes this a versatile solution for many portable applications.

Applications

- In-car display
- Portable DVD and DVR players
- Portable media players

Features

Analog Video Decoder

- NTSC (M, 4.43) and PAL (B, D, G, H, I, M, N, N combination), PAL (60), SECAM with automatic format detection
- Three 10-bit ADCs and analog clamping circuit.
- Fully programmable static gain or automatic gain control for the Y or CVBS channel
- Programmable white peak control for the Y or CVBS channel
- Software selectable analog inputs allow composite, S-video, analog YPbPr or RGB
- High quality adaptive 2D comb filter for both NTSC and PAL inputs
- PAL delay line for color phase error correction
- Image enhancement with 2D dynamic peaking and CTI
- Digital subcarrier PLL for accurate color decoding
- Digital horizontal PLL and advanced synchronization processing for VCR playback and weak signal performance
- Programmable hue, brightness, saturation, contrast, sharpness
- High quality horizontal and vertical filtered down scaling with arbitrary scale down ratio




FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

Features (continued)

Analog RGB Inputs

- Triple high speed 10-bit ADCs with clamping and programmable gain amplifier
- SOG and H/VSYNC support for YPbPr or RGB input
- Built-in line locked PLL with sync separator
- Supports input resolution up to 1080p

Digital Inputs Support

- Supports both BT.656 and 601 video formats
- Supports YCbCr/RGB 24-bit input
- Supports RGB.565 + BT.656 at the same time
- Supports input resolution up to 1080p

TFT Panel Support

- Built-in programmable timing controller
- Supports 3, 4, 6 or 8 bits per pixel up to 16.8 million colors with built-in dithering engine
- Supports digital panel up to XGA resolution
- Supports serial (8-bit) RGB panel

Font Based On-Screen Display

- Four window font OSD with bordering/shadow
- 10kB programmable font RAM and 512 display RAM
- 1/2/3/4 bits/pixel
- Supports variable width (12/16), height (2~32)

SPI Flash Based On-Screen Display

- Nine bitmap based OSD windows through SPI
- Supports 4/6/8 bits/pixel
- Supports RLE decompression for one window
- Supports overlapping between windows

Image Processing

- High quality scaler with both up/down and panorama scaling support
- Built-in 2D deinterlacing function
- Programmable brightness, contrast, saturation, hue and sharpness
- Programmable color transient improvement control
- Supports programmable cropping of input video and graphics
- Independent RGB gain and offset controls
- DTV hue adjustment
- Programmable 8-bit gamma correction for each color
- Black/white stretch

Clock Generation

- Spread spectrum profile based on triangular modulation with center spread
- Programmable modulation frequency and spread width

Timing Controller (TCON)

- Supports programmable interface signals for control
- Column (source) driver/row (gate) driver

MCU

- Industry standard 8052 based
- Code fetch from external SPI flash memory
- 256B code cache
- 2k XDATA memory
- Support power save mode with 32k internal clock
- ISP (in system programming) with internal boot ROM

Decoder Output

- Independent BT.656 decoder output

Touch Screen Controller

- Built-in 4-wire resistive touch screen
- 12-bit ADC
- 4-channel auxiliary input

Miscellaneous

- Supports 2-wire serial bus interface
- Built-in single LED backlight controller
- Built-in VCOM DC voltage
- Built-in VCOM AC
- Built-in DC/DC converter
- Up to 4 PWMs
- GPIOs
- 1.8/3.3V operation
- Power-down mode
- Single 27MHz crystal
- 128 pin LQFP and 144 pin TFBGA package

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Table of Contents

Ordering Information	4	TW8835 Register Descriptions	52
Pin Configurations	5	General.....	52
Pin Descriptions	7	Input Control.....	54
Absolute Maximum Ratings	13	DTV.....	55
Thermal Information	13	GPIO.....	57
Recommended Operating Conditions	13	TSC (Touch Screen Control).....	59
Electrical Specifications	13	LOPOR, LEDC, DC/DC, VCOM Control.....	60
Output Timing	15	SPPLL.....	63
Functional Description	16	Decoder.....	64
Overview	16	ADC/LLPLL Configuration Registers	73
Analog Front-End	16	Scaler.....	79
Video Decoder	16	TCON.....	82
Touch Screen Controller	17	Image Adjustment	83
Digital Input Support	17	Gamma and Dither	86
Input Image Control	18	FOSD.....	88
Image Scaling	18	SPI OSD	97
Image Enhancement Processing	18	SPI and MCU	113
TFT Panel Support	18	Input Measurement	116
Font Based On-Screen Display	19	MCU SFR Register.....	121
SPI Flash On-Screen Display	23		
MCU Block Diagram	29		
Microcontroller Interface	30		
Filter Curves	32	Life Support Policy	126
TW8835 Register Summary	34	Revision History	126
General	34	About Intersil	126
Input Control	34	Q128.14x20F	127
DTV	34	V144.7x7A	128
GPIO	34		
TSC (Touch Screen Control)	35		
LOPOR, LEDC, DC/DC, VCOM Control	35		
SSPLL	36		
Decoder	36		
ADC/LLPLL	38		
SCALER/TCON	39		
Image Adjustment	40		
Gamma and Dither	40		
FOSD	41		
SPI OSD	43		
SPI and MCU	47		
Measurement	48		
Special Function Register	50		

Ordering Information


PART NUMBER <small>(Notes 1, 4)</small>	PART MARKING	PACKAGE <small>(RoHS Compliant)</small>	PKG. DWG. #
TW8835-BA2-CR <small>(Note 3)</small>	TW8835 BA2-CR	144 Ball TFBGA (7mmx7mm) Tray (bulk) packaging	V144.7X7A
TW8835-LA2-CR <small>(Note 2)</small>	TW8835 LA2-CR	128 Lead LQFP (14mmx20mm) Tray (bulk) packaging	Q128.14X20F
TW8835AT-LA2-GRH <small>(Notes 2, 5)</small>	TW8835AT LA2-GR	128 Lead LQFP (14mmx20mm) Tray (bulk) packaging	Q128.14X20F

NOTES:

1. Add "T" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), please see product information page for [TW8835](#). For more information on MSL, please see tech brief [TB363](#).
5. "AT" suffix denotes Automotive Grade product. AEC-Q100 Grade 2 qualified, PPAP available upon request.

Pin Configurations

TW8835
(128 LD LQFP)
TOP VIEW



Pin Configurations (Continued)

TW8835
(144 LD TFBGA)
TOP VIEW

	1	2	3	4	5	6	7	8	9	10	11	12
A	ADC3	AVDTSC	VCOM_DC	AVDGPL	RSTB#	VDD18	VD5/ P3.5/T1/ GPIO_65	VD2/P3.2/ GATE0/ PWM4/ GPIO_62	VDD33	FPB4	FPB3	FPB2
	ADCO/YP	ADC4/XP	VCOM_AMP	LEDS	LEDP/ PWM1	VD6/P3.6/ RXD1/ GPIO_66	VD3/P3.3/ GATE1/ GPIO_63	VDCLK	FPB7	FPB5	FPG7	FPG6
C	ADC2/ YM	ADC1/XM	AVSTSC	DCDCS	DCDCP	VD7/ P3.7/TXD1/ GPIO_67	VD4/ P3.4/T0/ GPIO_64	VD0/P1.6/ INT13/ PWM2/ GPIO_60	FPB6	FPG5	FPG4	FPG3
	AVSAD	CINO	CIN1	YOUT/ VIN1/ YIN3	AVGPL	TM	VSS18	VD1/P1.7/ INT14/ PWM3/ GPIO_61	VSS33	FPG2	FPR7	FPR6
E	AVDAD	YINO	YIN1	YIN2/ SOG1	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	FPR5	FPR4	FPR3	FPR2
	AVDPLL	SOG0	VINO	AVSPLL	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	VSS33	TCPOLN/ sVS/ GPI_40/ BOOT_SEL	TCREV/ GPI_4	VDD33
G	VDD18	EXT_HS/ GPIO_00	EXT_VS/ GPIO_01	DTV23/ GPIO_17	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	TCLRL/ sD7/ FPR1	TRCLK/ sD6/ FPRO	TRUDL/ sD5/ FPG1	TCLP/ sD4/ FPG0
	DTV22/ GPIO_16	DTV21/ GPIO_15	DTV20/ GPIO_14	VSS18	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	Thermal ball (Under Die GND)	TCSPR/ sD3/ FPB1	TRSPB/ sD2/ FPB0	TCSPL/ sD0/ FPHS	TROE/ sD1/ FPDE
J	DTV22/ GPIO_13	DTV21/ GPIO_12	DTV20/ GPIO_11	DTV21/ GPIO_10	DTV0/ GPIO_30	VSS33	SPICS/ (B:MCUEN)	SPIDO	VSS18	TRSPT/ sHS/ FPVS	SCL	TCCLK/ sCLK/ FCLK
	DTV15/ GPIO_27	DTV14/ GPIO_26	DTV13/ GPIO_25	DTV7/ GPIO_37	DTV1/ GPIO_31	DTVHS/ GPIO_02	SPID1	SPICK	P1.4/ INT11/ DTVDE/ GPIO_46	SDA	P3.0/ RXDO	VDD18
L	DTV11/ GPIO_23	DTV12/ GPIO_24	DTV8/ GPIO_20	DTV6/ GPIO_36	DTV2/ GPIO_32	DTVCK/ GPIO_04	VDD33	SPID3/ GPIO_06	P1.5/ INT12/ PDN	P1.1/ INT8/ GPIO_43	TEST_GPO	P3.1/ TXDO
	DTV10/ GPIO_22	DTV9/ GPIO_21	DTV5/ GPIO_35	DTV4/ GPIO_34	DTV3/ GPIO_33	DTVVS/ GPIO_03	XTI	XTO	SPID2/ GPIO_05	P1.3/ INT10/ DTVCK2/ GPIO_45	P1.2/ INT9/ GPIO_44	P1.0/ INT7/ GPIO_42

Pin Descriptions

This section provides a detailed description of each pin for the TW8835. The pins are arranged in functional groups according to their associated interface.

The active state of the signal is determined by the trailing symbol at the end of the signal name. A "#" symbol indicates that the

signal is active or asserted at a low voltage level. When "#" is not present after the signal name, the signal is active at the high voltage level.

The pin description also includes the buffer direction and type used for that pin.

TABLE 1. PIN DESCRIPTIONS

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA					-	Pwr
ANALOG I/F SIGNALS AND POWER							
124	D5	P	AVSGPL	Genlock PLL Ground			
125	A4	P	AVDGPL	Genlock PLL Power +1.8V			
126	B4	AI	LEDS	LED Sense		Connect to AVSAD	Hi-Z
127	C4	AI	DCDCS	DCDC Sense		Open/Unconnected	Hi-Z
128	A3	AO	VCOM_DC	VCOM out for DC			
1	B3	AO	VCOM_AMP	VCOM out for AMP. TCON-Column Driver Inversion.			
2	C3	P	AVSTSC	Analog TSC Ground			
3	A2	P	AVDTSC	Analog TSC Power +3.3V			
4	A1	AI	ADC3	Auxiliary channel 3			
5	B2	AI	ADC4	Auxiliary channel 4			
		AI	XP	TSC Positive X input			
6	B1	AI	ADCO	Auxiliary channel 0			
		AI	YP	TSC Positive Y input			
7	C2	AI	ADC1	Auxiliary channel 1			
		AI	XM	TSC Negative X input			
8	C1	AI	ADC2	Auxiliary channel 2			
		AI	YM	TSC Negative Y input			
9	D1	P	AVSAD	Analog A/D Ground			
10	D3	AI	CIN1	Analog component C input 1		Connect to AVSAD	
11	D2	AI	CINO	Analog component C input 0		Open/Unconnected	
12	D4	AO	YOUT	Analog Y output			
		AI	YIN3	Analog composite or luma input 2			
		AI	VIN1	Analog component V input 0			
13	E4	AI	YIN2	Analog composite or luma input 2			
		AI	SOG1	Sync On Green Input 1			
14	E3	AI	YIN1	Analog composite or luma input 1		Connect to AVSAD	
15	E2	AI	YINO	Analog composite or luma input 0			
16	F3	AI	VINO	Analog component V input 0			
17	E1	P	AVDAD	Analog A/D Power +1.8V			
18	F2	AI	SOGO	Sync On Green Input 0		Connect to AVSPLL	Hi-Z
19	F4	P	AVSPLL	PLL (Internal Analog) Ground			
20	F1	P	AVDPOLL	PLL (Internal Analog) Power +1.8V			

TW8835

TABLE 1. PIN DESCRIPTIONS (Continued)

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA						
DIGITAL I/F SIGNALS							
23	G2	I	EXT_HS	External HSYNC for RGB			
		I/O	GPIO_00	General Purpose Data I/O			
24	G3	I	EXT_VS	External VSYNC for RGB			
		I/O	GPIO_01	General Purpose Data I/O			
25	G4	I	DTVD23	DTV Input			
		I/O	GPIO_17	General Purpose Data I/O			
26	H1	I	DTVD22	DTV Input			
		I/O	GPIO_16	General Purpose Data I/O			
27	H2	I	DTVD21	DTV Input			
		I/O	GPIO_15	General Purpose Data I/O			
28	H3	I	DTVD20	DTV Input			
		I/O	GPIO_14	General Purpose Data I/O			
29	J1	I	DTVD19	DTV Input			
		I/O	GPIO_13	General Purpose Data I/O			
30	J2	I	DTVD18	DTV Input			
		I/O	GPIO_12	General Purpose Data I/O			
31	J3	I	DTVD17	DTV Input			
		I/O	GPIO_11	General Purpose Data I/O			
32	J4	I	DTVD16	DTV Input			
		I/O	GPIO_10	General Purpose Data I/O			
33	K1	I	DTVD15	DTV Input			
		I/O	GPIO_27	General Purpose Data I/O			
34	K2	I	DTVD14	DTV Input			
		I/O	GPIO_26	General Purpose Data I/O			
35	K3	I	DTVD13	DTV Input			
		I/O	GPIO_25	General Purpose Data I/O			
36	L2	I	DTVD12	DTV Input			
		I/O	GPIO_24	General Purpose Data I/O			
37	L1	I	DTVD11	DTV Input			
		I/O	GPIO_23	General Purpose Data I/O			
38	M1	I	DTVD10	DTV Input			
		I/O	GPIO_22	General Purpose Data I/O			
39	M2	I	DTVD9	DTV Input			
		I/O	GPIO_21	General Purpose Data I/O			
40	L3	I	DTVD8	DTV Input			
		I/O	GPIO_20	General Purpose Data I/O			
41	K4	I	DTVD7	DTV Input			
		I/O	GPIO_37	General Purpose Data I/O			
42	L4	I	DTVD6	DTV Input			
		I/O	GPIO_36	General Purpose Data I/O			
43	M3	I	DTVD5	DTV Input			
		I/O	GPIO_35	General Purpose Data I/O			

TW8835

TABLE 1. PIN DESCRIPTIONS (Continued)

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA						
44	M4	I	DTVD4	DTV Input			
		I/O	GPIO_34	General Purpose Data I/O			
45	M5	I	DTVD3	DTV Input			
		I/O	GPIO_33	General Purpose Data I/O			
46	L5	I	DTVD2	DTV Input			
		I/O	GPIO_32	General Purpose Data I/O			
47	K5	I	DTVD1	DTV Input			
		I/O	GPIO_31	General Purpose Data I/O			
48	J5	I	DTVDO	DTV Input			
		I/O	GPIO_30	General Purpose Data I/O			
49	K6	I	DTVHS	Horizontal sync for DTV interface			
		I/O	GPIO_02	General Purpose Data I/O			
50	M6	I	DTVVS	Data valid for DTV interface or raw HSYNC for DTV interface			
		I/O	GPIO_03	General Purpose Data I/O			
51	L6	I	DTVCK	Clock Input for DTV Interface			
		I/O	GPIO_04	General Purpose Data I/O			
53	M7	I	XTI	Crystal terminal or oscillator input			
54	M8	O	XTO	Crystal terminal			
56	K7	I/O	SPID1	SPI Data 1	Pull Up	Open/Unconnected	1
57	J7	O	SPICS	SPI Chip Select			
		I	MCUEN	(Bootstrap) MCU Enable H: Enable, L: Disable			
58	L8	I/O	SPID3	SPI Data 3			
		I/O	GPIO_06	General Purpose Data I/O			
59	K8	O	SPICK	SPI Clock Output	-	Open/Unconnected	-
60	J8	I/O	SPIDO	SPI Data 0			
61	M9	I/O	SPID2	SPI Data 2			
		I/O	GPIO_05	General Purpose Data I/O			
62	L9	I/O	P1.5/INT12	MCU Port/Interrupt Input			
		I	PDN	Power Down Control			
63	K9	I/O	P1.4/INT11	MCU Port/Interrupt Input			
		I/O	GPIO_46	General Purpose Data I/O			
		I	DTVDE	Data valid for DTV interface or raw HSYNC for DTV interface			
64	M10	I/O	P1.3/INT10	MCU Port/Interrupt Input			
		I	DTVCK2	Clock Input for DTV Interface			
		I/O	GPIO_45	General Purpose Data I/O			
65	M11	I/O	P1.2/INT9	MCU Port/Interrupt Input			
		I/O	GPIO_44	General Purpose Data I/O			
66	L10	I/O	P1.1/INT8	MCU Port/Interrupt Input			
		I/O	GPIO_43	General Purpose Data I/O			
67	M12	I/O	P1.0/INT7	MCU Port/Interrupt Input			
		I/O	GPIO_42	General Purpose Data I/O			
68	L11	O	TEST_GPO	Multipurpose Test Output			
				For normal operation, keep "High" during Reset			

TW8835

TABLE 1. PIN DESCRIPTIONS (Continued)

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA						
69	L12	I/O	P3.1/TXDO	MCU Port/TXDO	-	Connect to VDD through 4.7kΩ resister	Hi-Z
70	K11	I/O	P3.0/RXD0	MCU Port/RXD0			
73	K10	I/O	SDA	I ² C Data			
74	J11	I	SCL	I ² C Clock			
75	J12	0	TCCLK	TCON Column Driver Clock	Pull down	Open/Unconnected	0
		0	sCLK	Serial Clock Output			
		0	FPCLK	Flat Panel Clock			
76	J10	0	TRSPT	TCON Row Driver Starting Pulse (Top start)			
		0	SHS	Serial HSYNC			
		0	FPVS	Flat Panel VSYNC			
77	H11	0	TCSPL	TCON Column Driver Start Pulse (Left to right scan)			
		0	sD0	Serial Data Output Bit (LSB)			
		0	FPHS	Flat Panel HSYNC			
78	H12	0	TROE	TCON-Row Driver Output Enable			
		0	sD1	Serial Data Output Bit			
		0	FPDE	Flat Panel Data Enable			
79	H10	0	TRSPB	TCON-Row Driver Starting Pulse (Bottom Start)			
		0	sD2	Serial Data Output Bit			
		0	FPB0	Blue Flat Panel Output Bit			
80	H9	0	TCSPR	TCON-Column Driver Start Pulse (Right to left scan)	Pull Down	Open/Unconnected	0
		0	sD3	Serial Data Output Bit			
		0	FPB1	Blue Flat Panel Output Bit			
81	G12	0	TCLP	TCON-Column Driver Load Pulse			
		0	sD4	Serial Data Output Bit			
		0	FPG0	Green Flat Panel Output Bit			
82	G11	0	TRUDL	TCON-Up Down selection			
		0	sD5	Serial Data Output Bit			
		0	FPG1	Green Flat Panel Output Bit			
83	G10	0	TRCLK	TCON-Row Driver Shift Clock	Pull Down	Open/Unconnected	0
		0	sD6	Serial Data Output Bit			
		0	FPRO	Red Flat Panel Output Bit			
84	G9	0	TCLRL	TCON-Left Right Selection			
		0	sD7	Serial Data Output Bit (MSB)			
		0	FPR1	Red Flat Panel Output Bit			
85	F11	0	TCREV	Data Inversion Control Output (Inversion: high, Normal: low)	Pull Down	Open/Unconnected	0
		I/O	GPI_41	General Purpose Data I/O			
86	F10	0	TCPOLN	TCON-Column Driver Inversion Polarity (Negative)			
		0	SVS	Serial VSYNC			
		I/O	GPI_40	General Purpose Data I/O			
		I	BOOT_SEL	(Bootstrap) Boot selection H: ISP, L: SPI flash			
89	E12	0	FPR2	Red Flat Panel Output Bit			
90	E11	0	FPR3	Red Flat Panel Output Bit			
91	E10	0	FPR4	Red Flat Panel Output Bit			

TW8835

TABLE 1. PIN DESCRIPTIONS (Continued)

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA						
92	E9	O	FPR5	Red Flat Panel Output Bit	Pull Down	Open/Unconnected	0
93	D12	O	FPR6	Red Flat Panel Output Bit			
94	D11	O	FPR7	Red Flat Panel Output Bit			
95	D10	O	FPG2	Green Flat Panel Output Bit			
96	C12	O	FPG3	Green Flat Panel Output Bit			
97	C11	O	FPG4	Green Flat Panel Output Bit			
98	C10	O	FPG5	Green Flat Panel Output Bit			
99	B12	O	FPG6	Green Flat Panel Output Bit			
100	B11	O	FPG7	Green Flat Panel Output Bit			
101	A12	O	FPB2	Blue Flat Panel Output Bit			
102	A11	O	FPB3	Blue Flat Panel Output Bit			
103	A10	O	FPB4	Blue Flat Panel Output Bit			
104	B10	O	FPB5	Blue Flat Panel Output Bit			
105	C9	O	FPB6	Blue Flat Panel Output Bit			
106	B9	O	FPB7	Blue Flat Panel Output Bit			
109	B8	O	VDCLK	656 Clock	-	Open/Unconnected	Hi-Z
110	C8	O	VDO	656 Data Output			
		I/O	GPIO_60	General Purpose Data I/O			
		I/O	P1.6/INT13	MCU Port/Interrupt Input			
		O	PWM2	PWM Control 2			
111	D8	O	VD1	656 Data Output	-	Open/Unconnected	Hi-Z
		I/O	GPIO_61	General Purpose Data I/O			
		I/O	P1.7/INT14	MCU Port/Interrupt Input			
		O	PWM3	PWM Control 3			
112	A8	O	VD2	656 Data Output			
		I/O	GPIO_62	General Purpose Data I/O			
		I/O	P3.2/GATE0	MCU Port/GATE0 Input			
		O	PWM4	PWM Control 4			
113	B7	O	VD3	656 Data Output	-	Open/Unconnected	Hi-Z
		I/O	GPIO_63	General Purpose Data I/O			
		I/O	P3.3/GATE1	MCU Port/GATE1 Input			
114	C7	O	VD4	656 Data Output			
		I/O	GPIO_64	General Purpose Data I/O			
		I/O	P3.4/T0	MCU Port/T0			
115	A7	O	VD5	656 Data Output			
		I/O	GPIO_65	General Purpose Data I/O			
		I/O	P3.5/T1	MCU Port/T1			
116	B6	O	VD6	656 Data Output	-	Open/Unconnected	Hi-Z
		I/O	GPIO_66	General Purpose Data I/O			
		I/O	P3.6/RXD1	MCU Port/RXD1			
117	C6	O	VD7	656 Data Output			
		I/O	GPIO_67	General Purpose Data I/O			
		I/O	P3.7/TXD1	MCU Port/TXD1			
120	A5	I	RSTB#	Reset Pin	Pull up	-	1

TW8835

TABLE 1. PIN DESCRIPTIONS (Continued)

PIN#		I/O	PIN NAME	DESCRIPTION	INTERNAL CONNECTION	RECOMMENDED CONNECTION OF UNUSED PIN	STATUS AT HW RESET
LQFP	TFBGA						
121	D6	I	TM	Test Mode Input	Pull Down	Connect to VSS	0
122		O	LEDP	LED Control Pulse Out	Pull Down	Open/Unconnected	-
			PWM1	PWM Control 1			
123	C5	O	DCDCP	DCDC Pulse Out			
DIGITAL POWER							
55, 88, 108	L7, F12, A9	P	VDD33	Digital I/O Power +3.3V	-	-	Pwr
52, 87, 107	J6, F9, D9	P	VSS33	Digital I/O Ground			
22, 72, 119	G1, K12, A6	P	VDD18	Digital Core Power +1.8V			
21, 71, 118	H4, J9, D7	P	VSS18	Digital Core Ground			
		P	VSS18 (Thermal Ball)	Digital Core Ground	-	-	Pwr

NOTES:

6. Pull-up Resistor 38kΩ (minimum), 54kΩ (typical), 83kΩ (maximum).
7. Pull-down Resistor 35kΩ (min), 57kΩ (typical), 107kΩ (maximum).
8. “-” means N/A

Absolute Maximum Ratings

V _{DDA18} (Measured to V _{SSA18}) 1.8V, VDDAM (Note 9)	1.98V
V _{DDA33} (Measured to V _{SSA33}) 3.3V (Note 9), VDDA33M	3.6V
V _{DD18} (Measured to V _{SS18}) 1.8V (Note 9), VDD18M	1.98V
V _{DD33} (Measured to V _{SS33}) 3.3V, VDD33M	3.6V
Voltage on any Digital Signal Pin (Note 9).....	V _{SS33} - 0.5 to 5.5V
Analog Input Voltage (Supplied by 1.8V)	V _{SSA18} - 0.5 to 1.98V
ESD Ratings	
Human Body Model (Tested per AEC-Q100-002).....	2kV
Machine Model (Tested per AEC-Q100-003).....	200V
Charged Device Model (Tested per AEC-Q100-011).....	750V
Latch-Up (Per JESD-78D; Class 2, Level A; AEC-Q100-004)	100mA

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
Q128.14x14 LQFP (Notes 10, Note 12)	42	12
V172.8x8 TFBGA (Notes 11, 12)	35	11
Junction Temperature Range	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile		see TB493

Recommended Operating Conditions

Ambient Temperature Range (TW8835).....	-40°C to +85°C
Ambient Temperature Range (TW8835AT).....	-40°C to +105°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

9. V_{DDA18}: AVDAD, AVDPPLL
V_{SSA18}: AVSAD, AVSPPLL
V_{DDA33}: AVDTSC
V_{SSA33}: AVSTSC
V_{DD33}: VDD33
V_{SS33}: VSS33
V_{DD18}: VDD18
V_{SS18}: VSS18
10. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
11. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief [TB379](#).
12. For θ_{JC}, the "case temp" location is taken at the package top center.

Electrical Specifications Typical values are at T_A = +25°C. **Boldface** limits apply across the operating temperature range, -40°C to +85°C (TW8835), -40°C to +105°C (TW8835AT).

PARAMETER	SYMBOL	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
SUPPLY					
Power Supply – IO 3.3V	V _{DD33}	3.15	3.3	3.6	V
Power Supply – Digital Core 1.8V	V _{DD18}	1.62	1.8	1.98	V
Power Supply – Analog 3.3V	V _{DDA33}	3.15	3.3	3.6	V
Power Supply – Analog 1.8V	V _{DDA18}	1.62	1.8	1.98	V
Analog Supply Current 1.8V (CVBS) (Component 1080p) (DTV 1080p)	Iaa18		38.2		mA
	Iaa18		189.3		mA
	Iaa18		13		mA
Analog Supply Current 3.3V	Iaa33		3.6		mA
Digital I/O Supply Current 3.3V (Note 14)	Idd33		30		mA
Digital Core Supply Current (Notes 14, 15) (CVBS, 27MHz) (CVBS, 108MHz) (Component 1080p, 108MHz) (DTV 1080p, 108MHz)	Idd18		116		mA
	Idd18		141		mA
	Idd18		161		mA
	Idd18		146		mA
DIGITAL INPUTS					
Input High Voltage (TTL)	V _{IH}	2			V
Input Low Voltage (TTL)	V _{IL}			0.8	V
Input High Voltage (XTI)	V _{IH}	2		V_{DD33} + 0.5	V
Input Low Voltage (XTI)	V _{IL}			0.8	V
Input High Current (V _{IN} = V _{DD})	I _{IH}			10	µA

TW8835

Electrical Specifications Typical values are at $T_A = +25^\circ\text{C}$. **Boldface** limits apply across the operating temperature range, -40°C to $+85^\circ\text{C}$ (TW8835), -40°C to $+105^\circ\text{C}$ (TW8835AT). (Continued)

PARAMETER	SYMBOL	MIN (Note 13)	TYP	MAX (Note 13)	UNIT
Input Low Current ($V_{IN} = V_{SS}$)	I_{IL}			-10	μA
Input Capacitance ($f = 1\text{MHz}$, $V_{IN} = 2.4\text{V}$)	C_{IN}		5		pF
DIGITAL OUTPUTS					
Output High Voltage ($I_{OH} = -4\text{mA}$)	V_{OH}	2.4	-	V_{DD33}	V
Output Low Voltage ($I_{OL} = 4\text{mA}$)	V_{OL}		0.2	0.4	V
3-State Current	I_{OZ}			10	μA
Output Capacitance	C_O		5		pF
ANALOG INPUT					
Analog Pin Input Voltage	V_i	-	1	-	V_{P-P}
YIN0, YIN1, YIN2 and YIN3 Input Range (AC Coupling Required)		0.5	1	2	V_{P-P}
CINO, CIN1 Amplitude Range (AC Coupling Required)		0.5	1	2	V_{P-P}
VINO, VIN1 Amplitude Range (AC Coupling Required)		0.5	1	2	V_{P-P}
SOG0, SOG1 Input Range		0.02	0.3	1.8	V
LEDS Input Range			-		V
DCDCS			-		V
Analog Pin Input Capacitance	C_A		7		pF
ADCs					
ADC Resolution	ADCR		9		Bits
ADC Integral Nonlinearity	AINL		±1		LSB
ADC Differential Nonlinearity	ADNL		±1		LSB
ADC Clock Rate	f_{ADC}		27	150	MHz
Video Bandwidth (-3dB)	BW		9	-	MHz
HORIZONTAL PLL					
Line Frequency (50Hz)	f_{LN}		15.625		kHz
Line Frequency (60Hz)	f_{LN}		15.734		kHz
Static Deviation	Δf_H		-	6.2	%
SUBCARRIER PLL					
Subcarrier Frequency (NTSC-M)	f_{SC}		3579545		Hz
Subcarrier Frequency (PAL-BDGHI)	f_{SC}		4433619		Hz
Subcarrier Frequency (PAL-M)	f_{SC}		3575612		Hz
Subcarrier Frequency (PAL-N)	f_{SC}		3582056		Hz
Lock In Range	Δf_H	±450	-		Hz
CRYSTAL SPECIFICATIONS (Note 16)					
Nominal Frequency (Fundamental)			27		MHz
Deviation				±50	ppm
Load Capacitance	CL		20		pF
Series Resistor	RS	-	80	-	Ω

NOTES:

13. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
14. Digital I/O and core power supply current measurement is base on WVGA output (40MHz clock rate) with SMPTE pattern.
15. 27MHz = MCU/SPI run with 27MHz system clock. Source, 108MHz = MCU/SPI run with 108MHz PLL clock source.
16. Crystal Deviation crossover normal operation temperature range.

Output Timing

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 17)	TYP	MAX (Note 17)	UNIT
Duty Cycle FPCLK		FPCLK DIV = 0	40	50	60	%
FPCLK Low Time	t1	FPCLK = 9~150MHz	3.6		66.7	ns
FPCLK High Time	t2	FPCLK = 9~150MHz	3.6		66.7	ns
Output Hold Time	t3	FPCLK Div = 0, Pol = Low	6.0			ns
		FPCLK Div = 1, Pol = Low	9.0			ns
		FPCLK Div = 2, Pol = High	21.0			ns
		FPCLK Div = 3, Pol = Low	34.5			ns
Output Delay Time	t4	FPCLK Div = 0, Pol = Low		10.5	14.5	ns
		FPCLK Div = 1, Pol = Low		13.5	17.5	ns
		FPCLK Div = 2, Pol = High		25.5	29.5	ns
		FPCLK Div = 3, Pol = Low		39.5	43.5	ns

NOTE:

17. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.




FIGURE 2. OUTPUT TIMING DIAGRAM

Functional Description

Overview

Intersil's TW8835 LCD video processor is a highly integrated TFT panel controller. It integrates a high quality 2D comb NTSC/PAL/SECAM video decoder, scalers, timing controller, flexible font based, SPI based OSD engine and high performance MCU. This unique level of mixed signal integration turns a TFT panel into a flexible display system. It incorporates easy to operate features in a single package for multipurpose in-car LCD display, portable DVD and DVR media players.

It contains all the logic required to convert analog or digital video signals in various formats to the signal formats that are necessary to drive various kind of TFT panel types. It supports different panel resolutions depending on the scaler and panel clock settings. It has built-in TCON for direct connecting with low cost TCON-less panel.

The integrated analog front-end contains ADCs with clamping circuits and an Automatic Gain Control (AGC) circuit as well as an antialiasing filter to minimize external component count. The built-in video decoder employs proprietary 2D Comb filter Y/C separation technologies to produce exceptionally high quality pictures.

The chip's internal logic synchronizes the panel frame rate to the incoming input frame rate. A high quality image scaling engine is used to convert the different input resolution formats to the output panel resolution. An internal deinterlacing engine also allows interlaced video to be displayed.

On-screen display is supported through on-chip multiwindow OSD engine for maximum flexibility.

It also has built-in backlight controller and panel bias voltage generator to further simplify the system design. The host control interface supports the standard 2-wire serial bus.

Analog Front-End

The analog front-end converts analog video signals to the required digital format. Each channel contains automatic clamping circuit, AGC circuit, antialiasing filter and high performance ADCs to minimize the external components used. The clamping circuit restores the signal DC level so it can be properly digitized. The analog inputs source selections are software programmable. Different input source has different signal conditioning logics to properly convert the signal into correct format for further processing.

Video Decoder

SYNC PROCESSOR

The decoder sync processor of video input detects horizontal synchronization and vertical synchronization signals in the composite video or in the Y signal of an S-video signal. The processor contains a digital phase-locked loop and decision logic to achieve reliable sync detection in stable signal as well as in unstable signals such as those from VCR fast forward or backward.

Horizontal Sync Processing

The horizontal synchronization processing contains a sync separator, a Phase-Locked Loop (PLL) and the related decision logic.

The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. From there, the PLL also provides orthogonal sampling raster for the down stream processor. It has wide lock-in range for tracking any nonstandard video signal.

Vertical Sync Processing

The vertical sync separator detects the vertical synchronization pattern in the input video signals. A detection window controls the determination of sync. This provides more reliable synchronization. It simulates the functionality of a PLL without the complexity of a PLL. The field status is determined at vertical synchronization time based on the vertical and horizontal sync relationship.

COLOR DECODING

Y/C Separation

The color-decoding block contains the luma/chroma separation for the composite video signal and multistandard color demodulation. For NTSC and PAL standard signals, the luma/chroma separation can be done either by comb filter or notch/bandpass filter combination. For SECAM standard signals, only notch/bandpass filter is available. The default selection for NTSC/PAL is comb filter. The characteristics of the bandpass filter can be found in the filter curve section.

In the case of comb filter, the decoder separates luma (Y) and chroma (C) of a NTSC/PAL composite video signal using a proprietary adaptive comb algorithm. It leads to good Y/C separation with small cross luma and cross color at both horizontal and vertical edges. Due to the line buffer used in the comb filter, there is always two lines processing delay in the output images no matter what standard or filter option is chosen.

Color Demodulation

The color demodulation for NTSC and PAL standard is done by quadrature mixing the chroma signal to the base band and extracting the chroma components with low-pass filter. The low-pass filter characteristic can be selected for optimized transient color performance. For the PAL system, the PAL ID or the burst phase switching is identified to aid the PAL color demodulation.

The SECAM color demodulation process consists of bell filtering, FM demodulator and deemphasis filtering. The chroma carrier frequency is identified in the process and used to control the SECAM color demodulation.

The subcarrier signal for use in the color demodulator is generated by direct digital synthesis PLL that locks onto the input subcarrier reference (color burst). This arrangement allows any substandard of NTSC and PAL to be demodulated easily.

Automatic Chroma Gain Control

The Automatic Chroma Gain Control (ACC) compensates for reduced amplitudes caused by transmission loss in video signal. In the NTSC/PAL standard, the color reference signal is the burst

on the back porch. This color-burst amplitude is calculated and compared to standard amplitude. The chroma (Cx) signals are then compensated in amplitude accordingly. The range of ACC control is -6db to +24db.

Low Color Detection and Removal

For low color amplitude signals, black and white video or very noisy signals, the color will be "killed". The color killer uses the burst amplitude measurement to switch off the color when the measured burst amplitude falls below a programmed threshold. The threshold has programmed hysteresis to prevent oscillation of the color killer operation. This function can be disabled by programming a low threshold value.

AUTOMATIC STANDARD DETECTION

The video decoder has its automatic standard discrimination circuitry. The circuit uses burst-phase, burst-frequency and frame rate to identify NTSC, PAL or SECAM color signals. The standards that can be identified are NTSC (M), NTSC (4.43), PAL (B, D, G, H, I), PAL (M), PAL (N), PAL (60) and SECAM (M). Each standard can be included or excluded in the standard recognition process by software control. The identified standard is indicated by the Standard Selection (SDT) register. Automatic standard detection can be overridden by software controlled standard selection.

VIDEO FORMAT SUPPORT

The integrated video decoder supports all common video formats as shown in [Table 2](#). It needs to be programmed appropriately for each of the composite video input formats.

TABLE 2. VIDEO INPUT FORMATS SUPPORTED

FORMAT	LINES	FIELDS	FSC (MHz)	COUNTRY
NTSC-M	525	60	3.58	U.S., many others
NTSC-Japan (Note 18)	525	60	3.58	Japan
PAL-B, G, N	625	50	4.43	Many
PAL-D	625	50	4.43	China
PAL-H	625	50	4.43	Belgium
PAL-I	625	50	4.43	Great Britain, others
PAL-M	525	60	3.58	Brazil
PAL-CN	625	50	3.58	Argentina
SECAM	625	50	4.406 4.250	France, Eastern Europe, Middle East, Russia
PAL-60	525	60	4.43	China
NTSC (4.43)	525	60	4.43	Transcoding

NOTE:

18. NTSC-Japan has 0 IRE setup.

COMPONENT PROCESSING

Luminance Processing

The video decoder adjusts brightness by adding a programmable value (in register BRIGHTNESS) to the Y signal. It adjusts the picture contrast by changing the gain (in register CONTRAST) of the Y signal.

It also provides a sharpness control function through a control register. The center frequency of the peaking filter is selectable. A coring function is provided along with the sharpness control to reduce enhancement to the noise.

The Hue and Saturation

When decoding NTSC signals, the decoder can adjust the hue of the chroma signal. The hue is defined as a phase shift of the subcarrier with respect to the burst. This phase shift can be programmed through a control register.


The color saturation can be adjusted by changing the gain of Cb and Cr signals for all NTSC, PAL and SECAM formats. The Cb and Cr gain can be adjusted independently for flexibility.

Touch Screen Controller

Built-in 12-bit ADC touch screen controller in the TW8835 provides accurate position reading with simplified digital operation and can also be used to monitor up to four auxiliary inputs with touch interrupt.

Digital Input Support

In addition to analog inputs, it also has dual digital inputs mode for YCbCr/RGB data. The combination could be a RGB 565 plus BT.656 at the same time or a single 24-bit digital input mode up to 150MHz pixel clock. TW8835 supports both digital BT.656 as well as 8/16-bit 601 input. The 656 interface can work with both interlaced and progressive standard.



NOTE: High level is V_{IH} min. and Low level is V_{IL} max. found in the electrical characteristic table.

FIGURE 3. DIGITAL INPUT TIMING DIAGRAM

TABLE 3. DIGITAL INPUT TIMING

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
DTV Clock Period	tCLK	6.73	-	-	ns
DTV Clock High Time	t1	3.36	-	-	ns
DTV Clock Low Time	t2	3.36	-	-	ns
Falling Time for DTV CLK	t3	-	-	4	ns
Rising Time for DTV CLK	t4	-	-	4	ns
Setup Time for Data, DE, HS, VS	t5	3.0	-	-	ns
Hold Time for Data, DE, HS, VS	t6	1.0	-	-	ns

Input Image Control

The input cropping control provides a way for programming the active display window region for the selected input video or graphic. In the normal operation, the first active line starts with the VSYNC signal. This and the vertical active length register setting are used to determine the active vertical window. The active pixel starts HSYNC. This and the horizontal active width register are used to determine the active horizontal window. The vertical window is programmed in line increments. The horizontal window is programmed in one pixel increments for single pixel input mode or two pixels increments for double pixels input mode. If a data qualifier is used, then only qualified pixels will be counted in the window size.

Image Scaling

The internal high quality image scaling engine operates in several modes. The first is the bypass mode. No image scaling is done in this mode. The number of active output lines per frame and the number of active output pixels per line are identical to the input active lines and pixels, respectively. This mode is best used for displaying computer graphic at panel's native resolution.

By default, the input active window is zoomed up to the full screen for display. This is used for noninterlaced data like PC graphics or progressive scan video. The vertical and horizontal magnification ratio can be adjusted independently. TW8835 has frame-sync mode which does not use frame buffer. In this mode, the zoom ratio and output clock rate should be coordinated appropriately to avoid internal buffer overrun.

The TW8835 has a build in 2D deinterlacing mode to process interlaced video inputs. In this mode, every input field is zoomed to the full output frame resolution. The deinterlaced fields can also be properly compensated to have fields aligned correctly to avoid any artifacts. The offset can be programmed to provide maximum flexibility.

The horizontal scaler can be programmed to perform nonlinear scaling: panorama scaling for displaying 4:3 input on a 16:9 display.

Image Enhancement Processing

BLACK/WHITE STRETCH

This feature is to expand dynamic range of the input image, which creates more vivid image impression.

TFT Panel Support

It supports a variety of active matrix TFT panel types and resolutions.

DITHERING

The TW8835 has the dithering circuit to reduce the output dynamic range to fit the panel type. This allows LCD panels with 3, 4, 6 or 8 bits per color per pixel to display up to 16.8 million colors and LCD panels with 3 bits per color per pixel to can display up to 2.1 million colors. It employs both spatial and frame modulation dithering. When dithering with the least significant 4 bits of input data it uses spatial modulation with 4x4 blocks of pixels. When dithering with the least significant 1 to 3 bits of input data, it uses either spatial modulation with 2x2 pixel blocks, or frame modulation.

GAMMA TABLE

It has an integrated gamma table for each color output and it is fully programmable through host bus.

TCON

The integrated timing controller supports flexible column/row driver control signals to interface with TCON-less panel directly.

Font Based On-Screen Display

The TW8835 supports built-in OSD controller with programmable RAM font. The OSD display is independent of the input active window setting or the scaling ratio.

The on-chip OSD controller is a character-based controller. The predefined character or graphic bit map is stored in the font RAM. It can store up to 379 single color fonts when character is 12 pixels wide by 18 pixels high. The characters can be displayed on the screen in four user defined window locations of any size from 1 to 512 characters. The spaces between characters are also programmable. There is a limit of 512 characters that may be displayed on-screen at one time in all windows combined. The attributes of each window can also be set to give it a shadow effect or 3-D effect. In addition, the characters can be expanded by a factor of 2, 3 or 4 in vertical or horizontal directions and have the blinking effect and border/shadow effect on a character by character basis.

ON CHIP OSD FUNCTIONS

Font SRAM: Max 379 (12x18) User Programmable Single Color Font (10240x8 SRAM)

- Character Register SRAM: 512 Location (9-bit Font Address + 10-bit Character Attribute, 512x19 SRAM)
- Characters
 - Character Color: 16 colors
 - Character Background Color: 16 colors
 - Character Blinking: Enable/Disable, 1Hz Blinking frequency
 - Character Border/Shadow Effect: Enable/Disable

Multi OSD Window Display Case: Chip has a limitation

- Character Space: Both H and V programmable by number of pixels
- Quick Character Change in Window: Programmable Start Address and Buffer Size
- Programmable OSD Color Palette Support
- Number of Windows: 4 Independent Windows
- Window Color: 16 colors
- Window Zoom: 2, 3, 4 times zoom by dot number, H/V separate zooming control
- Window Position: Programmable
 - H Direction: 1-pixel per step, V Direction: 1-Line per step
- Window Size: Both H and V programmable by number of characters
- Window Bordering/Shadowing Effect: 4 Independent Windows Enable/Disable Control
- Window Alpha Blending Control: 4 Independent Windows Control
- → 16 Different Color for Alpha Blending support (4-bit control)
- Window 3-D Effect: 4 Independent Windows Enable/Disable Control
- Window Border Color: 16 Colors
- Window Border Width: programmable

BASIC REGISTER SETTING FLOW EXAMPLE FOR BUILT-IN OSD CONTROLLER**Step_1: OSD_FONT_SIZE_CONFIGURATION**

1. Select FONT Width to be 12 or 16 - 0x300 (bit4)
1. Set FONT Height - 0x350 (bit4-0)
1. Set Sub-Font Total Count - 0x351 (bit6-0)

Step_2: OSD_WINDOW_CONFIGURATION setting for Window#1 (0x310~0x31F)

Note: **Window#2 (0x320~0x32F), Window#3 (0x330~0x33F), Window#4 (0x340~0x34F)**

1. OSD Window Disable	0x310, bit7
2. OSD Window Zoom multiplier	0x310, bit1-0: V, bit3-2: H
3. OSD Window H/V Border Color	0x31E, bit7-4
4. OSD Window 3-D Effect Top/Bottom Mode Select	0x31B, bit6
5. OSD Window 3-D Effect Level Select	0x31B, bit5
6. OSD Window 3-D Effect Enable/Disable	0x31B, bit7
7. OSD Window H-Start Location (see details on page 21)	0x313, bit7-0 0x312, bit6-4
8. OSD Window V-Start Location (see details on page 21)	0x314, bit7-0 0x312, bit1-0
9. OSD Window Width	0x316, bit5-0
10. OSD Window Height	0x315, bit5-0
11. OSD Window Border Line Width	0x318, bit4-0
12. OSD Window Border Line Color	0x317, bit3-0
13. OSD Window Border Line Enable	0x318, bit7
14. OSD Window Shadow Width	0x31C, bit4-0
15. OSD Window Shadow B color	0x31B, bit3-0
16. OSD Window Shadow Enable	0x31C, bit7
17. OSD Window H-Space Width (Between Border line and Characters)	0x319, bit6-0
18. OSD Window V-Space Width (Between Border line and Characters)	0x31A, bit6-0
19. Character H-Space Width (Between Character and Character)	0x31D, bit7-4 0x31C, bit6
20. Character V-Space Width (Between Character and Character)	0x31D, bit3-0 0x31C, bit5
21. OSD Window Alpha Blending Color Select	0x352, bit4-0
22. OSD Window Alpha Blending Value Control	0x311, bit3-0
23. Window content start address	0x317, bit4 0x31F, bit7-0
24. Repeat 1 – 23 for Window #2~#4	

Step_3: OSD_COLOR_ATTRIBUTE/FONT setting (OSD RAM)

1. Enable OSD RAM Access
 - 0x304 (bit0 = 0)
2. Set Multicolor Start Address
 - 0x305 (bit3-1), 0x30B (bit7-0), 0x353 (bit7-0), 0x354 (bit7-0)
3. OSD RAM Address
 - 0x305 (bit0), 0x306 (bit7-0)
 - The first address is Step_1_23 Window content start address.
4. OSD RAM Data Port High (Font Address)
 - 0x307 Data is written to above address automatically.
 - 0x304 (bit5 = 0) select lower 256 characters. (bit5 = 1) select upper 256 characters.
5. OSD RAM Data Port Bit18 (Border Effect), Bit17 (Blinking Effect), Bit16 (Upper|Lower 256 characters.)
 - 0x304 Bit4, Bit7, and Bit5 Data are written to above address automatically.
6. OSD RAM Data Port Low (Color Attribute)
 - 0x308 Data is written to above address automatically.
7. Repeat steps 3, 4, 5, and 6
 - The address should be increased by one each.

Step_4: COLOR LOOK-UP TABLE setting

1. Select Color Look-Up Table Write Address
 - 0x30C (bit[5:0])
 - BIT[5:0]: These 6 bits specify one of the 64 entries in the look-up table. Each entry is a 16-bit RGB color by its content.
 - There are 65536 colors available. For single color font, only sixteen of them are accessible by OSD controller at a given time.
2. Color Look-Up Table control bits setting
 - 0x30D (High Byte), 0x30E (Low Byte)
 - The data of the Look-Up Table is accessed through 0x30D and 0x30E.
3. Repeat steps 1 and 2 to program each entry of the Look-Up Table.

Step_5: FONT_RAM_DATA setting (FONT RAM)

1. Enable FONT RAM Access
 - 0x304 (bit0 = 1)
2. FONT RAM Address Setting - 9 bits (h000 – h1FF, except 0x0FE/0x0FF/0x1FE/0x1FF)
 - 0x304(bit5), 0x309(bit7-0)
 - h000~h1FF : Single Font RAM (379 Programmable Characters)
3. FONT RAM Data Port
 - 0x30A Data is written to above address automatically.
4. Repeat (3) at 27 times for one FONT RAM Data
 - The internal address automatically increases by one each.
5. New FONT RAM Address Setting – 9 bits
6. Repeat 3), 4), 5)
 - The FONT RAM Address should be increased by one each.

Note: as for the FONT RAM configuration and font bit mapping, see the detailed description

Step_6: End of OSD setting and Enable OSD


1. 1. OSD On/Off Enable Control 0: ON, 1: OFF
 - 0x30C (bit6 = 0)
2. OSD Window Enable
 - 0x310 (bit7 = 1) Window1 Enable

OSD WINDOW START LOCATION: BUILT-IN OSD CONTROLLER

Internal generated OSD DE position delayed from H-SYNC: 0x303[7:0].

OSD window H_start location from start of internal OSD DE: 0x312[6:4], 0x313[7:0] increment by 1 pixel at a time.


OSD window V_start location from start of VACT: 0x312[1:0], 0x314[7:0] increment by 1 line at a time.

OSD_RAM CONFIGURATION**ADDRESS**

The characters can be displayed on the screen in eight user defined window locations of any size from 1 to 512 characters. There is a limit of 512 characters that may be displayed on-screen at one time in all windows combined.

Example:

- Window #1: Address 0 – 2 (3 character)
- Window #2: Address 3 – 100 (98 character)
- Window #3: Address 101 – 254 (154 character)
- Window #4: Address 255 – 511 (257 character)

**ALPHA BLENDING FOR OSD WINDOW**

The TW8835 uses "Alpha Blending" in OSD 4 separation windows and 64 separation colors. The upper 32 separation colors are forced to 0. Alpha blending mixes (adds) the video signal and OSD signal at the following specified levels. In other words, alpha blending determines the transparency of the OSD window each color to in relation to video signal. When alpha blending is disabled, the only OSD data is displayed in OSD window.

The alpha blending level selection are 4-bit assigned, it can support 8 different level controls.

The alpha blending level bits are in register 0x311[3:0] for window#1, 0x321[3:0] for window#2, 0x331[3:0] for window#3,

0x341[3:0] for window#4 and alpha blending color selection bits are in register 0x352[4:0] for 32 separation colors.

ALPHA[3:0]	VIDEO LEVEL (%)
0000	0.00
0001	12.5
0010	25.0
0011	37.5
0100	50.0
0101	62.5
0110	75.0
0111	87.5
1000	100


ALPHA BLENDING CONCEPT

FIGURE 4. ALPHA BLENDING CONCEPT

SPI Flash On-Screen Display

The TW8835 SPIOSD provides a flexible mapping between its display on the LCD and its bit mapped image stored in the SPI memory. There are total nine windows provided. One of the windows is of "Complex" type, the rest are of "Simple" type.

In general, a buffer in the SPI memory is allocated for the image to be displayed. The "Simple" type refers to the windows that have the same buffer size and display size. Whereas the buffer size of a "Complex" window is usually larger than the display size. The SPIOSD Window #0 is designated as "Complex" window. The other eight windows (SPIOSD Window #1 ~ #8) are "Simple" windows.

The bit mapped image stored can be 4, 6 or 8 bits per pixel. During display, the pixel is fetched from the SPI memory and mapped to a 32-bit real color pixel by the LUT (Look-Up Table). This 32-bit real color pixel consists of 24-bit RGB, 7-bit alpha blending attribute, and one bit blinking attribute. The real color pixel is then mixed with video before displaying on the LCD panel.




FIGURE 5. SPIOSD WINDOW DISPLAY STARTING LOCATION AND SIZES

To reduce the storage size and the access time, RLC (Run Length Code) decode circuitry is provided. However, only one of the eight "Simple" windows can be assigned to receive RLC pixel data. The other windows must receive uncompressed pixel data.

Each of the nine windows has its own set of register but shares a common 512 entry LUT. For each window, LUT Entry Offset register is provided for flexible mapping.

All nine windows can be active and overlapped at the same time without blending among themselves. Blending with video can be pixel based or window based.

Looping control for adjacent buffers is provided for the "Complex" window. Animation can be achieved by properly allocating multiple buffers in the adjacent area and the looping control.

SPIOSD Window Display Starting Location and Sizes

There are four registers used to specify the starting location and size on the LCD:

1. Window i Horizontal Start
2. Window i Vertical Start
3. Window i Horizontal Length
4. Window i Vertical Length

SPIOSD Window Buffer Memory

Two (or three for Complex window) registers define the buffer starting location and boundaries:

1. Window i Buffer Memory Starting Address
2. Window i Buffer Memory Horizontal Length
3. Window i Buffer Memory Vertical Length (Complex window only)

For Complex window two additional registers point to the starting location of the image stored:

1. Window i Image Vertical Start (Complex window only)
2. Window i Image Horizontal Start (Complex window only)




FIGURE 6. SPIOSD WINDOW BUFFER MEMORY

SPIOSD Window Loop Control

For Complex window, three registers are used for loop control:

1. **Window i Looping Horizontal Frame Number** (Complex window only)
2. **Window i Looping Vertical Frame Number** (Complex window only)

3. Window i Frame Duration (Complex window only)

In [Figure 7](#), the **Looping Horizontal Frame Number** register contains a value N, and the **Looping Vertical Frame Number** register contains a value M. The display starts from Frame #00 and then moves horizontally to the right and then vertically down. The display order is #00, #01, #02, ... #ON, #10, #11, #12, ... #1N, ..., #M0, #M1, ..., #MN. Each frame stays on for the time specified by the **Frame Duration** register.




FIGURE 7. SPIOSD WINDOW LOOP CONTROL




FIGURE 8. PIXEL ORDER

PIXEL ORDER

Pixel data (uncompressed) stored in SPI memory follows Little Endian order.

[Figure 8](#) shows the pixel on LCD display and its corresponding storage order in the SPI memory for pixel width 4-, 6- and 8-bit wide.

RLC DATA FORMAT

RLC data format is shown in [Figure 9](#):



FIGURE 9. RLC DATA FORMAT

T: Type to follow, 0 for Data, 1 for CNT

DATA: Uncompressed data

CNT: Repeat count

The width of DATA and CNT are set by the RLC Control register. The valid DATA width is 4, 6 or 8. The width of CNT can be 2 up to 16.

[Figure 10](#) shows the original data sequence of D0, D1, D2, D3, D4 and D5 before and after compression. In this example, the DATA width is 8 and the CNT width is 4. Data D2, D3 and D4 are the same.

ORIGINAL DATA

D5
D4
D3
D2
D1
D0

RLC COMPRESSION RESULT

0	D0	0	D1	0	D2	1	2	0	D5
---	----	---	----	---	----	---	---	---	----

RLC DATA STORED IN MEMORY




FIGURE 10.

OSD DISPLAY PATH

In normal mixing order, video input is mixed with Font OSD first. The resultant output is then mixed with SPIOSD. Alternatively, Video input can be mixed with SPIOSD first and then Font OSD.




FIGURE 11. OSD BLENDING PATH #1




FIGURE 12. OSD BLENDING PATH #2

BUILT-IN MICROCONTROLLER

TW8835 has built-in 8052 microcontroller with program cache memory to enhance MCU performance. TW8835 MCU is 100% software compatible with industry standard 8052 with additional add-on features and faster instruction execution time.

The Main Features of TW8835 MCU

- Industry standard 8052 Core
- Timer 0, 1 and timer 2
- Support 2 UARTs up to 115200bps
- Support external interrupt INTO~INT6
- IO Port – most of digital pins can be configured to GPIO
- Power save mode with internal 32kHz
- Watchdog

The Additional Add-On Features for TW8835 MCU

- Program fetch from external SPI Flash with Single/Dual/Quad mode
- 256 B code cache and 2K XDATA memory
- Additional timer 3 and timer 4 for 2 baud rate generator
- 8 extended interrupt units INT7~INT14
- Support IR receiver and IRQ output
- Internal ISP ROM boot selection
- SPI DMA read/write XMEM

Control Register for MCU Operation

- SPI flash mode for MCU program fetch - 0x4C0 (bit2-0)
- SPI clock control
- - 0xE1 (bit5-4), - 0xE1 (bit2-0)
- MCU cache enable – SFR 0x9B (bit0)
- MCU timer clock divider control
 - 0xE2, - 0xE3 for timer 0
 - 0xE4, - 0xE5 for timer 1
 - 0xE6, - 0xE7 for timer 2
 - 0xE8, - 0xE9 for timer 3
 - 0xEA, - 0xEB for timer 4
- Bootstrap sequence
TW8835 provides external boot select pin only for during device power up
- SPI DMA to MCU XMEM
 1. Set SPI flash mode for DMA operation - 0x4C0 (bit2-0)
 2. Set SPI DMA length - {0x4DA, 0x4C8, 0x4C9}
 3. Set SPI DMA command - {0x4CA, 0x4CB, 0x4CC, 0x4CD, 0x4CE}
 4. Set - 0x4C3 (bit7-6 = 2'b11) select DMA destination to MCU XMEM
 5. Set - 0x4C3 (bit5-4) DMA access mode
 6. Set - 0x4C4 (bit1) DMA read/write mode
 7. Set - 0x4C6 (bit3-0), - 0x4C7 (bit7-0) for destination start address
 8. Set - 0x4C4 (bit0 = 1) to start DMA execution


MCU Block Diagram

FIGURE 13. MCU BLOCK DIAGRAM

Microcontroller Interface

The host interface is accessed via 2-wire serial bus interface. It always operates as a slave device.

TWO-WIRE SERIAL BUS INTERFACE




FIGURE 14. DEFINITION OF THE SERIAL BUS INTERFACE BUS START AND STOP




FIGURE 15. ONE COMPLETE REGISTER WRITE SEQUENCE VIA THE SERIAL BUS INTERFACE




FIGURE 16. ONE COMPLETE REGISTER READ SEQUENCE VIA THE SERIAL BUS INTERFACE

The two-wire serial bus interface is used to allow an external microcontroller to write control data to, and read control or other information from the internal registers. MC_SCLK is the serial clock and MC_SDA is the data line. Both lines are pulled high by resistors connected to VDD. ICs communicate on the bus by pulling MC_SCLK and MC_SDA low through open drain outputs. In normal operation the master generates all clock pulses, but control of the MC_SDA line alternates back and forth between the master and the slave. For both read and write, each byte is transferred MSB first, and the data bit is valid whenever MC_SCLK is high.

The device is operated as a bus slave device. The 7-bit device address field is fixed and concatenated with the read/write control bit to form the first byte transferred during a new transfer. If the read/write control bit is high the next byte will be read from the slave device. If it is low the next byte will be a write to the slave. When a bus master (the host microprocessor) drives MC_SDA from high to low, while MC_SCLK is high, this is defined to be a start condition (See [Figure 14 on page 30](#)). All slaves on the bus listen to determine when a start condition has been asserted.

After a start condition, all slave devices listen for their device addresses. The host then sends a byte consisting of the 7-bit slave device ID and the R/W bit. This is shown in [Figure 15 on page 30](#). (The next byte is normally the index to the internal registers and is a write to the device therefore the first R/W bit is normally low.)

After transmitting the device address and the R/W bit, the master must release the MC_SDA line while holding MC_SCLK low, and wait for an acknowledgment from the slave. If the address matches the device address of a slave, the slave will respond by driving the MC_SDA line low to acknowledge the condition. The master will then continue with the next 8-bit transfer. If no device on the bus responds, the master transmits a

stop condition and ends the cycle. Notice that a successful transfer always includes nine clock pulses.

To write to the internal register, the master sends another 8-bit of data, it loads this to the register pointed by the internal index register. The device will acknowledge the 8-bit data transfer and automatically increment the index in preparation for the next data. The master can do multiple writes if they are in ascending sequential order. After each 8-bit transfer, the device will acknowledge the receipt of the 8-bits with an acknowledgment pulse. To end all transfers, the host has to issue a stop condition.

TABLE 4. SERIAL BUS INTERFACE 7-BIT SLAVE ADDRESS AND READ WRITE BIT

SERIAL BUS INTERFACE 7-BIT SLAVE ADDRESS							READ/WRITE BIT
1	0	0	0	1	0	1	1 = Read 0 = Write

The device read cycle has two phases. The first phase is a write to the internal index register. The second phase is the read from the data register (see [Figure 16 on page 30](#)). The host initiates the first phase by sending the start condition. It then sends the slave device ID together with a 0 in the R/W bit position. The index is then sent followed by either a stop condition or a second start condition. The second phase starts with the second start condition. The master then resends the same slave device ID with a 1 in the R/W bit position to indicate a read. The slave will transfer the contents of the desired register. The master remains in control of the clock. After transferring eight bits, the slave releases and the master takes control of the MC_SDA line and acknowledge the receipt of data to the slave. To terminate the last transfer the master will issue a negative acknowledge (MC_SDA is left high during a clock pulse) and issue a stop condition.

TABLE 5. SERIAL BUS INTERFACE TIMING

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Bus Free Time between STOP and START	t _{BF}	740			ns
MC_SDA Set-up Time	t _{sSDAT}	74			ns
MC_SDA Hold Time	t _{hSDAT}	50			ns
Setup Time for START Condition	t _{sSTA}	370			ns
Setup Time for STOP Condition	t _{sSTOP}	370			ns
Hold Time for START Condition	t _{hSTA}	74			ns
Rise Time for MC_SCLK and MC_SDA	t _R			300	ns
Fall Time for SCLK and SDAT	t _F			300	ns
Capacitive Load for Each Bus Line	CBUS			400	pF
SCLK Clock Frequency	fSCLK			400	kHz




FIGURE 17. SERIAL BUS INTERFACE TIMING

Filter Curves




FIGURE 18. ANTIALIAS FILTER




FIGURE 19. DECIMATION FILTER




FIGURE 20. LUMA NOTCH FILTER CURVE FOR NTSC AND PAL





FIGURE 21. LUMA NOTCH FILTER CURVE FOR NTSC AND PAL

Filter Curves (Continued)**FIGURE 22. CHROMINANCE LOW PASS FILTER CURVE**

TW8835

TW8835 Register Summary

“-”: for Register it means “Reserved”, for Reset Value it means “unknown”

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE					
General														
000	ID					REV			74h					
XFF	-				PAGE									
002	INT7	INT6	INT5	-	INT3	INT2	INT1	INT0	-					
003	IMASK								FFh					
004	-				VSCHG	HSCHG	VDLOS	-						
006	SRST	SWAPBIT656_OUT	-	TCKDIV	TRUD	TCLR	TB	LR	00h					
007	SWPPRT	SWPBIT	SHFT2		EN656OUT	TCONSEL			00h					
008	TCKDRV		TRI_FPD	TRI_EN	GPO_SEL									
00F	INTO_WP								00h					
01F	TEST								00h					
Input Control														
040	IPHDLY[9-8]		-	CKINP	DTVDE_EN	DTVCK2_EN	IPSEL		00h					
041	-		PROG	IMPDE	IPVDET	IPHDET	IPFD	RGBIN	00h					
042	-	IPVACT[10-8]			IPHACT[11-8]									
043	IPVDLY								20h					
044	IPVACT[7-0]								F0h					
045	IPHDLY[7-0]								20h					
046	IPHACT[7-0]								D0h					
047	FRUN	HZ50	DTVCKP	EVDELAY					00h					
048	NONSTA	-	EVHDELAY						00h					
04A	-							VDET656	-					
DTV														
050	OFDM	RVODDP	SLVSFLD	DEONLY	DE_POL	HS_POL	VS_POL	-	00h					
051	-			SELDE	-	DTVCK_DELAY			00h					
052	-	VSDL_656	UVA656	-	DTV_PRTS									
053	-			INP_FORM										
054	OFD_DET_END				OFD_DET_ST									
057	SEQRGB_LTG		SEQRGB_ORDER		SEQRGB_SEL8BIT	SEQRGB_POL	SEQRGB	-	00h					
05F	TPG_EN	TPG_CSWAP[2:0]			TPG_PAT[3:0]									
GPIO														
080	GPIO0_EN [7:0]								00h					
081	GPIO1_EN [7:0]								00h					
082	GPIO2_EN [7:0]								00h					
083	GPIO3_EN [7:0]								00h					
084	GPIO4_EN [7:0]								00h					
085	-								-					

TW8835

TW8835 Register Summary

“-”: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
086					GPIO6_EN [7:0]				00h
088					GPIO0_OE [7:0]				00h
089					GPIO1_OE [7:0]				00h
08A					GPIO2_OE [7:0]				00h
08B					GPIO3_OE [7:0]				00h
08C					GPIO4_OE [7:0]				00h
08D					-				-
08E					GPIO6_OE [7:0]				00h
090					GPIO0_OD [7:0]				00h
091					GPIO1_OD [7:0]				00h
092					GPIO2_OD [7:0]				00h
093					GPIO3_OD [7:0]				00h
094					GPIO4_OD [7:0]				00h
095					-				-
096					GPIO6_OD [7:0]				00h
098					GPIO0_ID [7:0]				-
099					GPIO1_ID [7:0]				-
09A					GPIO2_ID [7:0]				-
09B					GPIO3_ID [7:0]				-
09C					GPIO4_ID [7:0]				-
09D					-				-
09E					GPIO6_ID [7:0]				-

TSC (Touch Screen Control)

0B0	PD_TSC	RST_TSC	START	PEN_IRQ	RDY_IRQ	A[2:0]	87h
0B1	-	PENINT_DIS		R_SEL[2:0]		TEST_ADC[2:0]	00h
0B2				TSC_ADOOUT[11:4]			-
0B3			-		TSC_ADOOUT[3:0]		-
0B4			-		CONTI_SMP	TSC_CKSEL[2:0]	00h

LOPOR, LEDC, DC/DC, VCOM Control

0D4	XTAL_PD		-		PD_LSO	DIS_DLY	PD_POR	00h
0D6	-	TCLK_O_SEL	-		PWM_EN[3:0]			00h
0D7				FPWM3[7-0]				00h
0D8				DPWM3				80h
0D9				FPWM4[7-0]				00h
0DA				DPWM4				80h
0DB	FPWM4[9-8]		FPWM3[9-8]		FPWM2[9-8]		FPWM1[9-8]	55h
0DC				FPWM1[7-0]				00h
0DD				DPWM1				80h

TW8835

TW8835 Register Summary

--: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE					
ODE	FPWM2[7-0]													
ODF	DPWM2													
OEO	L_OVEN	L_OIEN	L_UIEN	L_FBN	-	LEDA_PD	LEDC_EN	F2h						
OE1	VFB				VOP									
OE2	-	LEDC_ST			LSTP									
OE3	-	LEDC_FPWM												
OE4	LEDC_FDIM													
OE5	DMODE	LEDC_DDIM												
OE6	LEDC_PWMTOP													
OE8	DC_OVEN	DC_OIEN	DC_UIEN	DC_FBN	VCOM_PD	VCOMA_PD	DCA_PD	DC_EN	F2h					
OE9				DC_FB			-		0Ah					
OEA	LIMT	-	DC_ST			DC_LSTP								
OEB	DC_FPWM													
OEC	DC_PWMTOP													
OED	VCOM_OFFSET													
OEE	-	IREF	VCOM_AMP											

SSPLL

OF6	-	SPICLK_DIV			-	PCLK_DIV			00h									
OF7	-	EDGE_SEL_P	SSPLL_CP_X4			SSPLL_LP_X4		SSPLL_LP_X8										
OF8	-				FPLL[19:16]													
OF9	FPLL[15:8]																	
OFA	FPLL[7:0]																	
OFB	FSS[7:0]																	
OFC	PD_SSPLL	SSD			SSG													
OFD	POST		VCO			-	IPMP											

Decoder

101	VDLOSS	HLOCK	SLOCK	FIELD	VLOCK	-	MONO	DET50	-							
102	CSEL1	FC27	IFSEL		YSEL		CSELO	VSEL	40h							
104	-	CKHY			-											
105	-		PD_MIX	MIX	FBPY	FBPC	FBPV	DEC_SEL	00h							
106	-	IREF	VREF	AGC_EN	CLK_PDN	Y_PDN	C_PDN	V_PDN	00h							
107	VDELAY_HI		VACTIVE_HI			HDELAY_HI		HACTIVE_HI								
108	VDELAY_LO															
109	VACTIVE_LO															
10A	HDELAY_LO															
10B	HACTIVE_LO															
10C	PBW	DEM	PALSW	SET7	COMB	HCOMP	YCOMB	PDLY	CCh							
10D	-		WSSEN	CCODDLINE					00h							

TW8835

TW8835 Register Summary

--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE						
110	BRIGHTNESS														
111	CONTRAST														
112	SCURVE	VSF	CTI		SHARPNESS				11h						
113	SAT_U														
114	SAT_V														
115	HUE														
117	SHCOR				-	VSHP									
118	CTCOR		CCOR		VCOR		CIF		44h						
11A	-	EDS_EN	CC_EN	PARITY	FF_OVF	FF_EMP	CC_EDS	LO_HI	00h						
11B	CC_DATA														
11C	DETSTUS	STDNOW			ATREG	STANDARD			27h						
11D	ASTART	PAL6_EN	PALN_EN	PALM_EN	NT44_EN	SEC_EN	PALB_EN	NTSC_EN	7Fh						
11E	-	CVSTD			CVFMT				00h						
120	CLPEND				CLPST				50h						
121	NMGAIN				WPGAIN			AGCGAIN8	22h						
122	AGCGAIN														
123	PEAKWT														
124	CLMPLD	CLMPL							BCh						
125	SYNCTD	SYNCT							B8h						
126	MISSCNT				HSWIN				44h						
127	PCLAMP														
128	VLCKI		VLCKO		VMODE	DETV	AFLD	VINT	00h						
129	BSHT			VSHT											
12A	CKILLMAX		CKILLMIN												
12B	FCOMB	HTL			VTL1	VTL			44h						
12C	CKLM	YDLY			HFLT				30h						
12D	HPLC	EVCNT	PALC	SDET	TBC_EN	BYPASS	SYOUT	HADV	14h						
12E	HPM		ACCT		SPM		CBW		A5h						
12F	NKILL	PKILL	SKILL	CBAL	FCS	LCS	CCS	BST	E0h						
131	VCR	WKAIR	WKAIR1	VSTD	NINTL	WSSDET	EDSDET	CCDET	-						
132	HFREF/GVAL/PHERRDO/CGAINO/BAMPO/MINAVG/SYTHRD/SYAMP														
133	FRM		YNR		CLMD		PSP		05h						
134	INDEX		NSEN/SSEN/PSEN/WKTH												
135	CTEST	YCLEN	CCLEN	VCLEN	GTEST	VLPF	CKLY	CKLC	00h						
140	-	WSS0							-						
141	CRCERR	WSSFLD	WSS1												
142	WSS2														

TW8835 Register Summary

"--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE										
ADC/LLPLL																			
1C0	INP_SEL_SOG	CS_INV	CS_SEL	SOG_SEL	HS_POL	-	CK_SEL	00h											
1C1	VS_POL	HS_POL	VS_DET	HS_DET	CS_DET	DET_FMT			-										
1C2	LLC_POST		LLC_VCO		-	LLC_IPMP			01h										
1C3	-				LLC_ACKN[11:8]				03h										
1C4	LLC_ACKN[7:0]								5Ah										
1C5	-			LLC_PHA					00h										
1C6	LLC_ACPL	LLC_APG			-	LLC_APZ			20h										
1C7	-				LLC_ACKI[11:8]				04h										
1C8	LLC_ACKI[7:0]								00h										
1C9	PRE_COAST								06h										
1CA	POST_COAST								06h										
1CB	PUSOG	PUPLL	COAST_EN	SOG_TH					30h										
1CC	RGB_CLK_DELAY			VSY_SEL	HSY_SEL		VSY_POLC	HSY_POLC	00h										
1CD	CP_x4		LP_x4		LP_x8		PCLK_PHASE	INIT	54h										
1D0	-				GAINY[8]	GAINC[8]	GAINV[8]	00h											
1D1	GAINY[7:0]								F0h										
1D2	GAINC[7:0]								F0h										
1D3	GAINV[7:0]								F0h										
1D4	CLMODE	-	CL_EDGE	RGBCLKY	RGBCLKC	GCLEN	BCLEN	RCLEN	00h										
1D5	CL_START								00h										
1D6	CL_END								10h										
1D7	CL_LOC								70h										
1D8	-	LLC_DBG_SEL			-				00h										
1D9	CL_Y_VAL								04h										
1DA	CL_C_VAL								80h										
1DB	CL_V_VAL								80h										
1DC	EDGE_SEL	-	HS_WIDTH						20h										
1E0	VCO_RST	APLL_SEL	ICP_SEL		TST_ENB	BUF_ENB	VIN_ENB	LP_5PF	00h										
1E1	-		GPLL_PD	GPLL_IREF	GCP_SEL[1-0]		BYPASS_SEL	GLPRES_SEL	05h										
1E2	BIAS2X_B	VREF_SEL		VCMIN_SEL					D9h										
1E3	-	IB_VREFGEN			ICLAMP_SEL				07h										
1E4	-	IB_SAHD			-	IB_OTA1			33h										
1E5	-	IBPGA_SEL			VREF_BOOST	IBINBUF_SEL			31h										
1E6	-	HSPGAEN	AD_TEST_EN						00h										
1E7	-	AAFLPFY			AAFLPFC		AAFLPFV		2Ah										

TW8835

TW8835 Register Summary

"-": for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE													
SCALER/TCON																						
201	MIRROR	PWEN	PXDBL	LNDBL	LNEXT	LNFX	VALOCK	SMODE	00h													
202	RDLY		FOFFSET						20h													
203	XSCALE[7-0]								00h													
204	XSCALE[15-8]								20h													
205	YSCALE[7-0]								00h													
206	YSCALE[15-8]								20h													
207	PXSCALE[11-4]								80h													
208	PXINC[7-0]								10h													
209	HDSCALE[7-0]								00h													
20A	VAEXT	VANOM	-	HFT	HDSCALE[11-8]				04h													
20B	HDELAY2								30h													
20C	HACTIVE2[7-0]								D0h													
20D	LNTT[9-8]		CKOSEL	CKP	VSP	HSP	CKDIV		00h													
20E	-	HACTIVE2[10-8]			HPADJ[11-8]																	
20F	HPADJ[7-0]								00h													
210	HA_POS								10h													
211	HALEN[7-0]								00h													
212	PXSCALE[3-0]				HALEN[11-8]				03h													
213	HS_POS								10h													
214	HSLEN								20h													
215	VA_POS								20h													
216	VALEN[7-0]								00h													
217	PXINC[11-8]				VALEN[11-8]				03h													
218	VSLEN	VS_POS							00h													
219	LNTT[7-0]								00h													
21A	DM_TOP								00h													
21B	DM_BOT								00h													
21C	HTOTAL[11-8]				DEP	PRUN	PLOSS	HTFIX	40h													
21D	HTOTAL[7-0]								00h													
21E	-				ABK		FBK		00h													
240	CSP_WID				CSP_POS				10h													
241	CLP_POS								00h													
242	CLP_WID								01h													
243	-	RCK_POS[10-8]			-	RCK_WID[10-8]			00h													
244	RCK_POS[7-0]								00h													
245	RCK_WID[7-0]								01h													
246	ROE_EXT	ROE_POS[10-8]	-	-	ROE_WID[10-8]				00h													

TW8835

TW8835 Register Summary

--: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
247					ROE_POS[7-0]				00h
248					ROE_WID[7-0]				01h
249	-		RSP_WID				RSP_POS[10-8]		10h
24A					RSP_POS[7-0]				00h
24B	-		CPL_POS[10-8]				CPL_EXT		00h
24C					CPL_POS[7-0]				10h
24D	ROE_MOD	CPL_POL	RSP_POL	ROE_POL	RCK_POL	CLP_POL	CSP_POL		80h
24E	CPL_REF	CPL_SWP	CPL_TGM	ROE_DE	CLP_REF	CLP_DE	CSP_DE		00h

Image Adjustment

280	-			HUE					20h
281				CONTRAST_R					80h
282				CONTRAST_G					80h
283				CONTRAST_B					80h
284				CONTRAST_Y					80h
285				CONTRAST_Cb					80h
286				CONTRAST_Cr					80h
287				BRIGHTNESS_R					80h
288				BRIGHTNESS_G					80h
289				BRIGHTNESS_B					80h
28A				BRIGHTNESS_Y					80h
28B		H_SHARP_COR				H_SHARPNESS			30h
28C	SH_FREQ				-				00h
2B0	-	PEDLVL	WHTLVL		-			BW_EN	10h
2B1				BW_BSLOPE					40h
2B2				BW_WSLAPE					40h
2B6				BW_BLACK_TILT					67h
2B7				BW_WHITE_TILT					94h
2BE						Y16	BT7		00h
2BF	TPG_EN		SWAP			PAT_SEL			00h

Gamma and Dither

2E0	GAMAE_R	GAMAE_G	GAMAE_B	-	AUTO_INC		GAMMA_RGB_INDX		00h
2E1				GAMMA_RAM_STARTING_ADDR					00h
2E3				GAMMA_RAM_DATA					00h
2E4	-	DITHER_OPTION		-		DITHER_FORMAT			00h
2F0				RDPOS_X[7-0]					00h
2F1				RDPOS_Y[7-0]					00h
2F2	-	RDPOS_Y[10-8]			RDPOS_X[11-8]				00h
2F3				RDVALUE_R					00h

TW8835

TW8835 Register Summary

--: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE																
2F4	RDVALUE_G																								
2F5	RDVALUE_B																								
2F8	-	RGB_ORDR	AVRG_EN	AVRG_POL	COL_ODD		COL_EVEN		00h																
2F9	DELTA_TYPE	REV_EN	-				DMMY_EN	DMMY_POS	80h																
FOSD																									
300	-			W16EN	-	MIREN	FONT_SWITCH	OSD_SWITCH	00h																
301	-							STATUS	-																
302	-	DBGWIN			DBG				06h																
303	OSD DE Delay																								
304	BLINK	-	UP256	BSEN	AUTO		CLEAR	FR_RAC_SEL	00h																
305	-	FBITEXT	RD_SEL	MADD4[8]	MADD3[8]	MADD2[8]	I2COSDRAD	I2COSDRAD	00h																
306	I2COSDRAD																								
307	FDATA																								
308	FATTRIBUTE																								
309	I2CFONTRAD																								
30A	I2CFONTDAT																								
30B	MADD2																								
30C	-	OSDON	TABLE_WSEL																						
30D	TABLE_CON_H																								
30E	TABLE_CON_L																								
310	WIN1EN	WIN1MCOLOR	WIN1CVEXT	-	XWIN1ZOOM	YWIN1ZOOM		I2COSDRAD	00h																
311	-				WIN1ALPHA																				
312	-	WIN1HSTR			-	WIN1VSTR			00h																
313	WIN1HSTR																								
314	WIN1VSTR																								
315	-	WIN1HEIGHT							00h																
316	-	WIN1WIDTH							00h																
317	-	WIN1REGSTA		WIN1BC					00h																
318	WIN1BCEN	-	WIN1BCWID																						
319		WIN1HBWID																							
31A		WIN1VBWID																							
31B	WIN1BEN	WIN1TEN	WIN1EFF	WIN1BSEL	WIN1SC					00h															
31C	WIN1SCEN	WIN1CHSPC	WIN1CVSPC	WIN1SCWID						00h															
31D	WIN1CHSPC				WIN1CVSPC					00h															
31E	WIN1BGC				WIN1BSC					00h															
31F	WIN1REGSTA									00h															
320	WIN2EN	WIN2MCOLOR	WIN2CVEXT	-	XWIN2ZOOM	YWIN2ZOOM		I2COSDRAD	00h																
321	-				WIN2ALPHA					00h															

TW8835

TW8835 Register Summary

--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
322	-			WIN2HSTR		-		WIN2VSTR	00h
323					WIN2HSTR				00h
324					WIN2VSTR				00h
325		-				WIN2HEIGHT			00h
326		-				WIN2WIDTH			00h
327		-		WIN2REGSTA			WIN2BC		00h
328	WIN2BCEN		-			WIN2BCWID			00h
329	-				WIN2HBWID				00h
32A	-				WIN2VBWID				00h
32B	WIN2BEN	WIN2TEN	WIN2EFF	WIN2BSEL			WIN2SC		00h
32C	WIN2SCEN	WIN2CHSPC	WIN2CVSPC			WIN2SCWID			00h
32D			WIN2CHSPC				WIN2CVSPC		00h
32E			WIN2BGC				WIN2BSC		00h
32F				WIN2REGSTA					00h
330	WIN3EN	WIN3MCOLOR	WIN3CVEXT	-	XWIN3ZOOM		YWIN3ZOOM		00h
331			-			WIN3ALPHA			00h
332	-			WIN3HSTR		-		WIN3VSTR	00h
333					WIN3HSTR				00h
334					WIN3VSTR				00h
335	-				WIN3HEIGHT				00h
336	-				WIN3WIDTH				00h
337		-		WIN3REGSTA			WIN3BC		00h
338	WIN3BCEN		-			WIN3BCWID			00h
339	-				WIN3HBWID				00h
33A	-				WIN3VBWID				00h
33B	WIN3BEN	WIN3TEN	WIN3EFF	WIN3BSEL			WIN3SC		00h
33C	WIN3SCEN	WIN3CHSPC	WIN3CVSPC			WIN3SCWID			00h
33D			WIN3CHSPC				WIN3CVSPC		00h
33E			WIN3BGC				WIN3BSC		00h
33F				WIN3REGSTA					00h
340	WIN4EN	WIN4MCOLOR	WIN4CVEXT	-	XWIN4ZOOM		YWIN4ZOOM		00h
341			-			WIN4ALPHA			00h
342	-			WIN4HSTR		-		WIN4VSTR	00h
343					WIN4HSTR				00h
344					WIN4VSTR				00h
345	-				WIN4HEIGHT				00h
346	-				WIN4WIDTH				00h
347		-		WIN4REGSTA			WIN4BC		00h
348	WIN4BCEN		-			WIN4BCWID			00h

TW8835

TW8835 Register Summary

--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
349	-				WIN4HBWID				00h
34A	-				WIN4VBWID				00h
34B	WIN4BEN	WIN4TEN	WIN4EFF	WIN4BSEL		WIN4SC			00h
34C	WIN4SCEN	WIN4CHSPC	WIN4CVSPC			WIN4SCWID			00h
34D		WIN4CHSPC				WIN4CVSPC			00h
34E		WIN4BGC				WIN4BSC			00h
34F			WIN4REGSTA						00h
350		-			CHEIGHT				12h
351	-		MUL_CON						1Bh
352		-			ALPHA_SEL				00h
353			MADD3						71h
354			MADD4						B1h

SPI OSD

400	BLTSEL		-		OSDALL	MIXODR	OSDRST	00h
404			-			RLC_RESET	-	00h
405		RLC_DCNT			RLC_CCNT			00h
406		-			RLC_WIN			00h
40E		-			TIMEADJ_HB			00h
40F			TIMEADJ_LB					45h
410	LUTWE	LUTINC_SEL	-	LUTADDR_H	-	LUTBYT		00h
411			LUTADDR					00h
412			LUTDATA					00h
420	WIN0_PIXLW	WIN0_PERPIX	WIN0_ALPHA_ENA	-	WIN0_FCE	WIN0_HP	WIN0_ENA	00h
421	-	WIN0_VS_HB		-	WIN0_HS_HB			00h
422			WIN0_HS_LB					00h
423			WIN0_VS_LB					00h
424		WIN0_VL_HB			WIN0_HL_HB			00h
425			WIN0_HL_LB					00h
426			WIN0_VL_LB					00h
427			BFM0_AST_HB					00h
428			BFM0_AST_MB					00h
429			BFM0_AST_LB					00h
42A		BFM0_VL_HB			BFM0_HL_HB			00h
42B			BFM0_HL_LB					00h
42C			BFM0_VL_LB					00h
42D	-	WFMO_VS_HB		-	WFMO_HS_HB			00h
42E			WFMO_HS_LB					00h
42F			WFMO_VS_LB					00h

TW8835

TW8835 Register Summary

“-”: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
430	-								00h
431		-							00h
432									00h
433									00h
434									00h
435	WIN0LP								00h
436									00h
440	WIN1_PIXLW	WIN1_PERPIX	WIN1_ALPHA_ENA	-	WIN1_FCE	-	WIN1_ENA		00h
441	-	WIN1_VS_HB		-		WIN1_HS_HB			00h
442				WIN1_HS_LB					00h
443				WIN1_VS_LB					00h
444		WIN1_VL_HB				WIN1_HL_HB			00h
445				WIN1_HL_LB					00h
446				WIN1_VL_LB					00h
447				BFM1_AST_HB					00h
448				BFM1_AST_MB					00h
449				BFM1_AST_LB					00h
44A	BFM1_AST_LBB		-			BFM1_HL_HB			00h
44B				BFM1_HL_LB					00h
44C	-			WIN1_ALPHA					00h
44D	-					WIN1_TBLOFST			00h
44E				WIN1_FCOLOR					00h
450	WIN2_PIXLW	WIN2_PERPIX	WIN2_ALPHA_ENA	-	WIN2_FCE	-	WIN2_ENA		00h
451	-	WIN2_VS_HB		-		WIN2_HS_HB			00h
452				WIN2_HS_LB					00h
453				WIN2_VS_LB					00h
454		WIN2_VL_HB				WIN2_HL_HB			00h
455				WIN2_HL_LB					00h
456				WIN2_VL_LB					00h
457				BFM2_AST_HB					00h
458				BFM2_AST_MB					00h
459				BFM2_AST_LB					00h
45A	BFM2_AST_LBB		-			BFM2_HL_HB			00h
45B				BFM2_HL_LB					00h
45C	-			WIN2_ALPHA					00h
45D	-					WIN2_TBLOFST			00h
45E				WIN2_FCOLOR					00h

TW8835

TW8835 Register Summary

--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
460	WIN3_PIXLW		WIN3_PERPIX	WIN3_ALPHA_ENA	-	WIN3_FCE	-	WIN3_ENA	00h
461	-		WIN3_VS_HB		-	WIN3_HS_HB			00h
462				WIN3_HS_LB					00h
463				WIN3_VS_LB					00h
464			WIN3_VL_HB			WIN3_HL_HB			00h
465				WIN3_HL_LB					00h
466				WIN3_VL_LB					00h
467				BFM3_AST_HB					00h
468				BFM3_AST_MB					00h
469				BFM3_AST_LB					00h
46A	BFM3_AST_LBB			-		BFM3_HL_HB			00h
46B				BFM3_HL_LB					00h
46C	-			WIN3_ALPHA					00h
46D		-			WIN3_TBLOFST				00h
46E				WIN3_FCOLOR					00h
470	WIN4_PIXLW		WIN4_PERPIX	WIN4_ALPHA_ENA	-	WIN4_FCE	-	WIN4_ENA	00h
471	-		WIN4_VS_HB		-	WIN4_HS_HB			00h
472				WIN4_HS_LB					00h
473				WIN4_VS_LB					00h
474			WIN4_VL_HB			WIN4_HL_HB			00h
475				WIN4_HL_LB					00h
476				WIN4_VL_LB					00h
477				BFM4_AST_HB					00h
478				BFM4_AST_MB					00h
479				BFM4_AST_LB					00h
47A	BFM4_AST_LBB			-		BFM4_HL_HB			00h
47B				BFM4_HL_LB					00h
47C	-			WIN4_ALPHA					00h
47D		-			WIN4_TBLOFST				00h
47E				WIN4_FCOLOR					00h
480	WIN5_PIXLW		WIN5_PERPIX	WIN5_ALPHA_ENA	-	WIN5_FCE	-	WIN5_ENA	00h
481	-		WIN5_VS_HB		-	WIN5_HS_HB			00h
482				WIN5_HS_LB					00h
483				WIN5_VS_LB					00h
484			WIN5_VL_HB			WIN5_HL_HB			00h
485				WIN5_HL_LB					00h
486				WIN5_VL_LB					00h

TW8835

TW8835 Register Summary

--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
487					BFM5_AST_HB				00h
488					BFM5_AST_MB				00h
489					BFM5_AST_LB				00h
48A	BFM5_AST_LBB		-				BFM5_HL_HB		00h
48B					BFM5_HL_LB				00h
48C	-				WIN5_ALPHA				00h
48D	-					WIN5_TBLOFST			00h
48E					WIN5_FCOLOR				00h
490	WIN6_PIXLW		WIN6_PERPIX	WIN6_ALPHA_ENA	-	WIN6_FCE	-	WIN6_ENA	00h
491	-		WIN6_VS_HB		-		WIN6_HS_HB		00h
492					WIN6_HS_LB				00h
493					WIN6_VS_LB				00h
494		WIN6_VL_HB					WIN6_HL_HB		00h
495					WIN6_HL_LB				00h
496					WIN6_VL_LB				00h
497					BFM6_AST_HB				00h
498					BFM6_AST_MB				00h
499					BFM6_AST_LB				00h
49A	BFM6_AST_LBB		-				BFM6_HL_HB		00h
49B					BFM6_HL_LB				00h
49C	-				WIN6_ALPHA				00h
49D	-					WIN6_TBLOFST			00h
49E					WIN6_FCOLOR				00h
4A0	WIN7_PIXLW		WIN7_PERPIX	WIN7_ALPHA_ENA	-	WIN7_FCE	-	WIN7_ENA	00h
4A1	-		WIN7_VS_HB		-		WIN7_HS_HB		00h
4A2					WIN7_HS_LB				00h
4A3					WIN7_VS_LB				00h
4A4		WIN7_VL_HB					WIN7_HL_HB		00h
4A5					WIN7_HL_LB				00h
4A6					WIN7_VL_LB				00h
4A7					BFM7_AST_HB				00h
4A8					BFM7_AST_MB				00h
4A9					BFM7_AST_LB				00h
4AA	BFM7_AST_LBB		-				BFM7_HL_HB		00h
4AB					BFM7_HL_LB				00h
4AC	-				WIN7_ALPHA				00h
4AD	-					WIN7_TBLOFST			00h

TW8835

TW8835 Register Summary

“-”: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE											
4AE	WIN7_FCOLOR																			
4B0	WIN8_PIXLW	WIN8_PERPIX	WIN8_ALPHA_ENA	-	WIN8_FCE	-	WIN8_ENA	00h												
4B1	-	WIN8_VS_HB			-	WIN8_HS_HB			00h											
4B2	WIN8_HS_LB																			
4B3	WIN8_VS_LB																			
4B4	WIN8_VL_HB				WIN8_HL_HB															
4B5	WIN8_HL_LB																			
4B6	WIN8_VL_LB																			
4B7	BFM8_AST_HB																			
4B8	BFM8_AST_MB																			
4B9	BFM8_AST_LB																			
4BA	BFM8_AST_LBB	-	-	-	BFM8_HL_HB															
4BB	BFM8_HL_LB																			
4BC	-	WIN8_ALPHA																		
4BD	-	-	WIN8_TBLOFST																	
4BE	WIN8_FCOLOR																			

SPI and MCU

4C0	-				SPI_RD_MODE				00h
4C1	-								
4C3	REG_MEMy		DMA_REG_MODE	WR_CNT_NUM	-	-	-	DMA_NONV	00h
4C4	MCUEN	ISPEN	-	-	BUSY_CHECK	DMA_MODE	DMA_STR	-	00h
4C5	DMA_WAIT				SPI_WAIT	-	-	-	80h
4C6	DMA_REG_PAGE								
4C7	INDEX								
4C8	DMA_LENGTH[15:8]								
4C9	DMA_LENGTH[7:0]								
4CA	WR_REG1_RG								
4CB	WR_REG2_RG								
4CC	WR_REG3_RG								
4CD	WR_REG4_RG								
4CE	WR_REG5_RG								
4CF	CLK_SWITCH_WAIT								
4D0	BUF1								
4D1	BUF2								
4D2	BUF3								
4D3	BUF4								
4D4	BUF5								
4D5	BUF6								

TW8835

TW8835 Register Summary

“-”: for Register it means “Reserved”, for Reset Value it means “unknown” (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
4D6					BUF7				00h
4D7					BUF8				00h
4D8					STATUS_CMD_RG				05h
4D9		-			BUSY_POL		BUSY_BIT[2:0]		08h
4DA				DMA_LENGTH[23:16]					00h
4E0				-				PCLK_SEL	00h
4E1	EDGE_SEL	CYCLE_EN	SPI_CK_SEL	-		SPI_CK_DIV			06h
4E2				RG_DVIDT0[15:8]					00h
4E3				RG_DVIDT0[7:0]					90h
4E4				RG_DVIDT1[15:8]					00h
4E5				RG_DVIDT1[7:0]					90h
4E6				RG_DVIDT2[15:8]					00h
4E7				RG_DVIDT2[7:0]					90h
4E8				RG_DVIDT3[15:8]					00h
4E9				RG_DVIDT3[7:0]					0Ch
4EA				RG_DVIDT4[15:8]					00h
4EB				RG_DVIDT4[7:0]					0Ch

Measurement

500	-		MEA_WIN_H_ST [10:8]		00h
501		MEA_WIN_H_ST [7:0]			20h
502	-		MEA_WIN_H_LEN [11:8]		01h
503		MEA_WIN_H_LEN [7:0]			E0h
504	-		MEA_WIN_V_ST [10:8]		00h
505		MEA_WIN_V_ST [7:0]			20h
506	-		MEA_WIN_V_LEN [10:8]		00h
507		MEA_WIN_V_LEN [7:0]			DAh
508	MEAS_SEL	-	FIELD_SEL	RD_LOCK	STARTM
509	SEL_27M	NOISE_MASK [2:0]	ERR_TOLER [2:0]		ENDET
50A	-	-	ENALU	NOFSEL [1:0]	DE_MEA
50B		THRESHOLD_FOR_ACT_DET [7:0]			8Ch
510	-		PHASE_G_B3		-
511		PHASE_G_B2			-
512		PHASE_G_B1			-
513		PHASE_G_B0			-
514	-		PHASE_B_B3		-
515		PHASE_B_B2			-
516		PHASE_B_B1			-
517		PHASE_B_B0			-

TW8835 Register Summary

"--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
518	-							PHASE_R_B3	-
519					PHASE_R_B2				-
51A					PHASE_R_B1				-
51B					PHASE_R_B0				-
51C				MIN_G [7:0]					-
51D				MIN_B [7:0]					-
51E				MIN_R [7:0]					-
51F				MAX_G [7:0]					-
520				MAX_B [7:0]					-
521				MAX_R [7:0]					-
522	-					V_PERIOD [10:8]			-
523				V_PERIOD [7:0]					-
524				H_PERIOD [15:0]					-
525									
526	-				H_RISE_TO_FALL [11:8]				-
527				H_RISE_TO_FALL 7:0]					-
528	-				H_RISE_TO_ACT_END [11:8]				-
529				H_RISE_TO_ACT_END [7:0]					-
52A	-				V_RISE_TO_FALL [10:8]				-
52B				V_RISE_TO_FALL [7:0]					-
52C	-				V_RISE_POSITION [11:8]				-
52D				V_RISE_POSITION [7:0]					-
52E	-				H_ACT_ST_1 [11:8]				-
52F				H_ACT_ST_1 [7:0]					-
530	-				H_ACT_ST_2 [11:8]				-
531				H_ACT_ST_2 [7:0]					-
532	-				H_ACT_END_1 [11:8]				-
533				H_ACT_END_1 [7:0]					-
534	-				H_ACT_END_2 [11:8]				-
535				H_ACT_END_2 [7:0]					-
536	-				V_ACT_ST_1 [10:8]				-
537				V_ACT_ST_1 [7:0]					-
538	-				V_ACT_ST_2 [10:8]				-
539				V_ACT_ST_2 [7:0]					-
53A	-				V_ACT_END_1 [10:8]				-
53B				V_ACT_END_1 [7:0]					-
53C	-				V_ACT_END_2 [10:8]				-
53D				V_ACT_END_2 [7:0]					-
540				LUM_MIN [7:0]					-

TW8835 Register Summary

"--: for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
541					LUM_MAX [7:0]				-
542					LUM_AVE [7:0]				-
543					V_PERIOD_27MH [23:0]				-
544									
545									

Special Function Register

0X9A	RG_PGMBASE [7:0]							00h
0X9B	-						CACHE_EN	00h
0XFA	INT14~INT7 Flag							00h
0XFB	INT14~INT7 Enable							00h
0XFC	INT14~INT7 Priority							00h
0XFD	INT14~INT7 Edge/Level							00h
0XFE	INT14~INT7 Edge/Level Polarity							00h
0XE2	-	EX_TIMER2	EX_TIMER1	EX_TIMERO	-	-	16BIT_EN	00h
0X80	P0							FFh
0X81	SP							07h
0X82	DPL							00h
0X83	DPH							00h
0X84	DPL1							00h
0X85	DPH1							00h
0X86	DPS							00h
0X87	PCON							00h
0X88	TCON							00h
0X89	TMOD							00h
0X8A	TLO							00h
0X8B	TL1							00h
0X8C	TH0							00h
0X8D	TH1							00h
0X8E	CKCON							07h
0X90	P1							FFh
0X91	EIF							00h
0X92	WTST							00h
0X93	DPX0							00h
0X95	DPX1							00h
0X98	SCONO							00h
0X99	SBUFO							00h
0XA0	P2							00h
0XA8	IE							00h

TW8835

TW8835 Register Summary

"-": for Register it means "Reserved", for Reset Value it means "unknown" (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET VALUE
0XB0				P3					FFh
0XB8				IP					00h
0XC0				SCON1					00h
0XC1				SBUF1					00h
0XC2				CCL1					00h
0XC3				CCH1					00h
0XC4				CCL2					00h
0XC5				CCH2					00h
0XC6				CCL3					00h
0XC7				CCH3					00h
0XC8				T2CON					00h
0XC9				T2IF					00h
0XCA				CRCL					00h
0XCB				CRCH					00h
0XCC				TL2					00h
0XCD				TH2					00h
0XCE				CCEN					00h
0XD0				PSW					00h
0XD8				WDCON					00h
0XE0				ACC					00h
0XE8				EIE					00h
0XE9				STATUS					00h
0XEA				MXAX					00h
0XEB				TA					00h
0XF0				B					00h
0XF8				EIP					00h
0XF9				MDO					00h

TW8835

TW8835 Register Descriptions

BIT	FUNCTION	R/W	DESCRIPTION	RESET
General				
0X000 – PRODUCT ID CODE REGISTER (ID)				
7-3	ID	R	The TW8835 Product ID code	OE
2-0	Revision	R	Revision number	4
0XXFF				
7-4	-	R		-
3-0	PAGE	R	Page Index	00
0X002 – IRQ				
7	INT7	R/W	SPI-DMA Completion	-
6	INT6	R/W	Vertical display end	-
5	INT5	R/W	Measure Status Ready	-
4	Reserved	R/W	Reserved	-
3	INT3	R/W	VSYNC leading edge	-
2	INT2	R/W	Sync Changed	-
1	INT1	R/W	V Loss or H Loss Changed	-
0	INT0	R/W	Write register 0x00F	-
0X003 – IMASK				
7-0	IMASK	R/W	Interrupt mask for IRQ status register. An “1” for any bit masks the interrupt for that specific bit.	FF
0X004 – STATUS				
7-3	Reserved	R	Reserved	-
2	VSCHG	R/W	VSYNC changed	-
1	HSCHG	R/W	HSYNC changed	-
0	VDLOS	R	Video Loss. The source selection corresponds to the IPSEL register.	-
0X006 – SRST				
7	SRST	W	Chip soft reset by writing “1” to this bit. No register will be affected by this action. It is a self-resetting bit.	0
6	SWAPBIT656_OUT	R/W	1 = BT.656 output data bit order swap [0:7] 0 = Normal bit order [7:0]	0
5	Reserved	R/W	Reserved	0
4	TCKDIV	R/W	TCCLK divider control 1 = ½ 0 = 1	0
3	TRUD	R/W	TRSP output direction 1 = TRSPT 0 = TRSPB	0
2	TCLR	R/W	TCSP output direction 1 = TCSPL 0 = TCSPR	0
1	TB	R/W	TRUDL pin control 1 = High 0 = Low	0
0	LR	R/W	TCLRL pin control 1 = High 0 = Low	0

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X007 – OUTPUT CTRL I				
7	SWPPRT	R/W	FP data port FPR and FPB swapping control. 1 = Swapped 0 = Normal	0
6	SWPBIT	R/W	MSB and LSB swapped within each individual FP data port. 1 = Swapped 0 = Normal	0
5-4	SHFT2	R/W	FP data port bit shifting 0 = Normal 1 = Shift down 2-bit 2 = Shift up 2-bit	0
3	EN656OUT	R/W	Enable BT.656 Interface.	0
2-0	TCONSEL	R/W	TCON pin output mode control 0 = TCON 1 = Serial RGB 2 = FP LSB data 3 = Y-ADC data 4 = C-ADC data 5 = V-ADC data 6 = Test	0
0X008 – OUTPUT CTRL II				
7-6	TCKDRV	R/W	TCKCLK drive strength 0 = Disable 1 = 4mA 2 = 8mA 3 = 12mA	0
5	TRI_FPD	R/W	1 = Tristate all FP data pins.	1
4	TRI_EN	R/W	1 = Tristate all output pins	1
3-0	GPO_SEL	R/W	TEST_GPO pin output control 0 = Negative IRQ controlled by IRQ and IMASK registers 1 = Positive IRQ controlled by IRQ and IMASK registers 2 = OSD Debug Signal 3 = PEN INT 4 = BT.656 input detection 5 = vact2 6 = tcpolp 7 = Field 8 = Low Speed Clock Out 9 = sDE (serial RGB DE) A = Pwm2 output B = 0 C = 1 D = s4_hs E = RGB Sync F = sdbout	0
0X00F – INTO WRITE PORT				
7-0	INTO_WP	R/W	Interrupt 0 write port: Any write to this address sets the INTO (reg0x002[0]) to “1”	00
0X01F – TEST				
7-0	TEST	R/W	4 = Dtest1 6 = Dactest1 7 = Dactest2 9 = Cctest B = Clamp test	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
Input Control				
0X040 – INPUT CONTROL I				
7-6	IPHDLY	R/W	Input H cropping position control in implicit DE mode. This is a 10-bit register.	0
5	Reserved	R/W	Reserved	-
4	CKINP	R/W	Scaler input clock polarity control 1 = Inversion 0 = No inversion	0
3	DTVDE_EN	R/W	Enable DTVDE When this bit is set, PIN 63 becomes DTVDE input pin	0
2	DTVCK2_EN	R/W	Enable 2 nd DTVCLK When this bit is set, PIN 64 becomes 2 nd DTVCLK input pin	0
1-0	IPSEL	R/W	Input selection 0 = Internal decoder 1 = Analog RGB/YUV2 = DTV	0
0X041 – INPUT CONTROL II				
7-6	Reserved	R/W	Reserved	-
5	PROG	R/W	Field detection for Interlaced input, Set to "1" (disabled) for Progressive input.	0
4	IMPDE	R/W	1 = Implicit DE mode. It is only available in DTV input mode	0
3	IPVDET	R/W	Input VSYNC detection edge control 1 = Falling edge 0 = Rising edge	0
2	IPHDET	R/W	Input HSYNC detection edge control 1 = Falling edge 0 = Rising edge	0
1	IPFD	R/W	Input field control 1 = Inversion 0 = No inversion	0
0	RGBIN	R/W	Input data format selection 1 = RGB 0 = YCbCr	0
0X042 – INPUT CROP_HI				
7	Reserved	R/W	Reserved	-
6-4	IPVACT_HI	R/W	Input V cropping length control in number of input lines for use in implicit DE mode. This is an 11-bit register.	0
3-0	IPHACT_HI	R/W	Input H cropping length control in number of input pixels for use in implicit DE mode. This is a 12-bit register.	2
0X043 – INPUT V CROP POSITION				
7-0	IPVDLY	R/W	Input V cropping starting position in number of lines relative to the VSYNC. This is used in implicit DE mode	20
0X044 – INPUT V CROP LENGTH LO				
7-0	IPVACT_LO	R/W	Input V cropping length control in number of input lines for use in implicit DE mode. This is an 11-bit register.	F0
0X045 – INPUT H CROP POSITION LO				
7-0	IPHDLY_LO	R/W	Input H cropping position control relative to leading edge of HSYNC in implicit DE mode. This is a 10-bit register.	20
0X046 – INPUT H CROP LENGTH LO				
7-0	IPHACT_LO	R/W	Input H cropping length control in number of input pixels for use in implicit DE mode. This is a 12-bit register.	D0

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X047 – BT656 DECODER CONTROL I				
7	FRUN	R/W	BT.656 input control 0 = External input 1 = Internal pattern generator	0
6	HZ50	R/W	Internal pattern generator field frequency control. 0 = 60Hz 1 = 50Hz	0
5	DTVCKP	R/W	BT.656 input clock control 0 = No inversion 1 = Inversion	0
4-0	EVDELAY	R/W	BT.656 input V delay control in number of lines.	0
0X048 – BT656 DECODER CONTROL II				
7	NONSTA	R/W	Nonstandard BT.656 signal decoding.	0
6	Reserved	R/W	Reserved	-
5-0	EHDELAY	R/W	BT.656 input H delay control in number of pixels.	0
0X04A – BT656 STATUS II				
7-1	Reserved	R/W	Reserved	-
0	VDET656	R	BT.656 input video loss detection. 0 = Video detected 1 = No video input	-
DTV				
0X050 – DTV INPUT CONTROL				
7	OFDM	R/W	Field Detection Method selection, applicable to DTV input only 0 = Use the relationship between VSYNC pulse and HSYNC pulse 1 = Use the VSYNC rising (or falling) edge location inside or outside of the region defined by 0x054 register	0
6	RVODDP	R/W	Invert detected field signal, applicable to DTV input only	0
5	SLVSFLD	R/W	Use the rising or falling edge of VSYNC for field detection, applicable to DTV input only 0 = Falling edge 1 = Rising edge	0
4	DEONLY	R/W	DE only selection, applicable to DTV only Set this bit to "1" if the input has DE but no VSYNC and no HSYNC.	0
3	DE_POL	R/W	Invert DE polarity, applicable to DTV only 0 = Active High 1 = Active Low	0
2	HS_POL	R/W	Invert HSYNC polarity, applicable to DTV only 0 = Active High 1 = Active Low	0
1	VS_POL	R/W	Invert VSYNC polarity, applicable to DTV only 0 = Active High 1 = Active Low	0
0	Reserved	R/W	Reserved	-
0X051 – DTV INPUT CONTROL				
7-5	Reserved	R/W	Reserved	-
4	SELDE	R/W	0 = DTVDE is used as the data enable (DE) 1 = DTVDE is used as HSYNC input	0
3	Reserved	R/W	Reserved	-
2-0	DTVCK_DELAY	R/W	Input clock DTVCLK delay time selection. 0 = No delay time inserted. Each increment increases the delay by 1 ns.	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET																					
0X052 – DTV INPUT CONTROL																									
7–6	Reserved	R/W	Reserved	-																					
5	DTV_VSDL_656	R/W	ITU656 even field VSYNC delay, applicable to DTV only 0 = No delay 1 = Delay the assertion to the falling edge of Horizontal Active	0																					
4	DTV_UVA656	R/W	Enable alternative VSYNC generation for ITU656 input, applicable to DTV only 0 = Use "F" bit in interlaced mode, and "V" bit in progressive mode 1 = Use "V" bit in interlaced mode, and "F" bit in progressive mode	0																					
3	Reserved	R/W	Reserved	0																					
2–0	DTV_PRTS	R/W	Data bus routing selection for DTV For 24-bit YpbPr or 24-bit RGB <table style="margin-left: 20px;"> <tr><td>DTVD[23:16]</td><td>DTVD[15:8]</td><td>DTVD[7:0]</td></tr> <tr><td>0: Pr/R</td><td>Y/G</td><td>Pb/B</td></tr> <tr><td>1: Pr/R</td><td>Pb/B</td><td>Y/G</td></tr> <tr><td>2: Pb/B</td><td>Y/G</td><td>Pr/R</td></tr> <tr><td>3: Pb/B</td><td>Pr/R</td><td>Y/G</td></tr> <tr><td>4: Y/G</td><td>Pb/B</td><td>Pr/R</td></tr> <tr><td>5: Y/G</td><td>Pr/R</td><td>Pb/B</td></tr> </table> For 16-bit RGB.565: Follow the table above with B and R as MSB/LSB pair. For 16-bit YPb/Pr: Follow the table above with Y and Pb. Example: If Y data is connected to DTVD[23:16] and Pb/Pr data is connected DTVD[7:0], the bus routing selection should be set to "101". For 8-bit Y/Pb/Pr: Follow the table above with Pr. Example: If Y/Pb/Pr data is connected to DTVD[15:8], the bus routing selection can be set to "011" or "101".	DTVD[23:16]	DTVD[15:8]	DTVD[7:0]	0: Pr/R	Y/G	Pb/B	1: Pr/R	Pb/B	Y/G	2: Pb/B	Y/G	Pr/R	3: Pb/B	Pr/R	Y/G	4: Y/G	Pb/B	Pr/R	5: Y/G	Pr/R	Pb/B	0
DTVD[23:16]	DTVD[15:8]	DTVD[7:0]																							
0: Pr/R	Y/G	Pb/B																							
1: Pr/R	Pb/B	Y/G																							
2: Pb/B	Y/G	Pr/R																							
3: Pb/B	Pr/R	Y/G																							
4: Y/G	Pb/B	Pr/R																							
5: Y/G	Pr/R	Pb/B																							
0X053 – DTV INPUT FORMAT																									
7–4	Reserved	R/W	Reserved	-																					
3–0	DTV_IPFORM	R/W	DTV input format 0: Interlaced ITU656 1: Progressive ITU656 2: 8-bit 601 3: 16-bit 601 4: 24-bit 601 5: 16-, 18-, 24-bit RGB 6: N/A 7: SMPTE 720P 8: RGB.565 Others: N/A																						
0X054 – DTV FIELD DETECTION REGION																									
7–4	DTV_OFD_DET_END	RW	Field detection Horizontal Ending Locations, applicable to DTV only	0																					
3–0	DTV_OFD_DET_ST	RW	Field detection Horizontal Starting Locations, applicable to DTV only	0																					

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X057 – SEQUENTIAL RGB				
7-6	SEQRGB_LTG	R/W	Sequential RGB alternative line data based on RGB input order 3 = G->B->R 2 = R->G->B 1 = B->R->G 0 = G->B->R	0
5-4	SEQRGB_ORDER	R/W	Sequential RGB Input order 3 = R->G->B 2 = B->R->G 1 = G->B->R 0 = R->G->B	0
3-2	SEGRGB_SEL8BIT	R/W	Sequential RGB Input 8 bit selection out of [23:0] 3 = Select 8 bit for [7:0] 2 = Select 8 bit for [23:16] 1 = Select 8 bit for [15:0] 0 = Select 8 bit for [7:0]	0
1	SEQRGB_POL	R/W	0 = Sequential RGB Clock polarity disable 1 = Sequential RGB Clock polarity Inversion	0
0	SEQRGB	R/W	0 = Sequential RGB mode disable 1 = Sequential RGB mode enable	0
0X05F – TEST PATTERN GENERATOR CONTROL REGISTER				
7	TPG_EN	R/W	0 = Normal (DTV input) 1 = Test pattern generator enable	0
6-4	TPG_CSWAP	R/W	Color swap for test pattern generator 0 = RGB (default) 1 = GBR 2 = BRG 3 = RBG 4 = GRB 5 = BGR 6, 7 = N/A	0
3-0	TPG_PAT	R/W	Test pattern selection 0 = 100% white VGA sized border (1 dot thickness) with black inside 1 = VGA border (selection 0) plus H/V cross in the middle 2 = Gray scale 3 = 100% blue 4 = 100% blue (in RGB space) 5-F = 50% gray	0
GPIO				
0X080 – GPIO0_EN				
7-0	GPIO0_EN	R/W	Gpio0 enable (active high)	00
0X081 – GPIO1_EN				
7-0	GPIO1_EN	R/W	Gpio1 enable (active high)	00
0X082 – GPIO2_EN				
7-0	GPIO2_EN	R/W	Gpio2 enable (active high)	00
0X083 – GPIO3_EN				
7-0	GPIO3_EN	R/W	Gpio3 enable (active high)	00
0X084 – GPIO4_EN				
7-0	GPIO4_EN	R/W	Gpio4 enable (active high)	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X085 – RESERVED				
7-0	Reserved	R/W	Reserved	-
0X086 – GPIO6_EN				
7-0	GPIO6_EN	R/W	Gpio6 enable (active high)	00
0X088 – GPIO0_OE				
7-0	GPIO0_OE	R/W	Gpio0 output enable (active high)	00
0X089 – GPIO1_OE				
7-0	GPIO1_OE	R/W	Gpio1 output enable (active high)	00
0X08A – GPIO2_OE				
7-0	GPIO2_OE	R/W	Gpio2 output enable (active high)	00
0X08B – GPIO3_OE				
7-0	GPIO3_OE	R/W	Gpio3 output enable (active high)	00
0X08C – GPIO4_OE				
7-0	GPIO4_OE	R/W	Gpio4 output enable (active high), port 40 and 41 are input only	00
0X08D – RESERVED				
7-0	Reserved	R/W	Reserved	-
0X08E – GPIO6_OD				
7-0	GPIO6_OD	R/W	Gpio6 output data	00
0X090 – GPIO0_OD				
7-0	GPIO0_OD	R/W	Gpio0 output data	00
0X091 – GPIO1_OD				
7-0	GPIO1_OD	R/W	Gpio1 output data	00
0X092 – GPIO2_OD				
7-0	GPIO2_OD	R/W	Gpio2 output data	00
0X093 – GPIO3_OD				
7-0	GPIO3_OD	R/W	Gpio3 output data	00
0X094 – GPIO4_OD				
7-2	GPIO4_OD	R/W	Gpio4 output data	00
1-0	Reserved	R/W	Reserved	-
0X095 – GPIO5_OD				
7-0	Reserved	R/W	Reserved	00
0X096 – GPIO6_ID				
7-0	GPIO6_ID	R/W	Gpio6 input data	00
0X098 – GPIO0_ID				
7-0	GPIO0_ID	R	Gpio0 input data	-
0X099 – GPIO1_ID				
7-0	GPIO1_ID	R	Gpio1 input data	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X09A – GPIO2_ID				
7-0	GPIO2_ID	R	Gpio2 input data	-
0X09B – GPIO3_ID				
7-0	GPIO3_ID	R	Gpio3 input data	-
0X09C – GPIO4_ID				
7-0	GPIO4_ID	R	Gpio4 input data	-
0X09D – RESERVED				
7-0	Reserved	R	Reserved	-
0X09E – GPIO6_ID				
7-0	GPIO6_ID	R	Gpio6 input data	-
TSC (Touch Screen Control)				
0X0B0 – TOUCH SCREEN CONTROL I				
7	PD_TSC	R/W	TSC_ADC power down control. 1 = Power Down	1
6	RST_TSC	R/W	TSC_ADC reset. It should be longer than 1 CLK cycle	0
5	START	R/W	TSC_ADC start. It should be longer than 1 CLK cycle	0
4	PEN_IRQ	R/W	PEN interrupt detected	0
3	RDY_IRQ	R/W	Ready interrupt detected	0
2-0	A[2:0]	R/W	TSC Mode selection 0 = X position measurement 1 = Z1 2 = Z2 3 = Y position measurement 4 = Auxiliary 0 5 = Auxiliary 1 6 = Auxiliary 2 7 = Auxiliary 3	7
0X0B1 – TOUCH SCREEN CONTROL II				
7	Reserved	R/W	Reserved	-
6	PENINT_DIS	R/W	0 = Enable Pen interrupt 1 = Disable Pen interrupt	0
5-3	R_SEL	R/W	Touch sensitivity R selection 0 = 150k 1 = 130k 2 = 110k 3 = 90k 4 = 70k 5 = 50k 6 = 30k 7 = 10k	0
2-0	TEST_ADC	R/W	ADC test mode control 0-3 = Disabled 4 = Buffered internal comparator input 5 = vmid 6 = Comp out 7 = Regen clock	0
0X0B2 – TSC ADC DATA OUTPUT_HI				
7-0	TSC_ADOUT	R	TSC_ADOUT[11-4]	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XB3 – TSC ADC DATA OUTPUT_LO				
7-4	Reserved	R/W	Reserved	-
3-0	TSC_ADOUT	R	TSC_ADOUT[3-0]	-
0XB4 – TSC ADC SAMPLE AND CLOCK				
7-4	Reserved	R/W	Reserved	-
3	CONTI_SMP	R/W	0 = Sampling start by register START command 1 = Continuous sampling for TSC_ADC regardless of the START command	0
2-0	TSC_CKSEL	R/W	TSC_ADC clock selection 0 = Divide by 2 1 = Divide by 4 2 = Divide by 8 3 = Divide by 16 4 = Divide by 32 5 = Divide by 64 6 = Divide by 128 7 = Divide by 256	0
LOPOR, LEDC, DC/DC, VCOM Control				
0XD4 – LOPOR REGISTERS				
7	XTAL_PD	R/W	1 = Crystal Power Down Enable When Internal MCU is On, set P2.7 low to power down crystal When Internal MCU is Off, pull pin# 62 high to power down crystal	0
6-3	Reserved	R/W	Reserved	-
2	PD_LSO	R/W	32k OSC power down control	0
1	DIS_DLY	R/W	1 = Disable delay count for POR	0
0	PD_POR	R/W	Low Voltage Reset power down control, for test only. Always set to "0"	0
0XD6 – TCLK AND PWM CNTL				
7	Reserved	R/W	Reserved	-
6	TCCLK_O_SEL	R/W	TCCLK output polarity control	0
5-4	Reserved	R/W	Reserved	-
3-0	PWM_EN	R/W	PWM Enable. {PWM4, PWM3, PWM2, PWM1}	0
0XD7 – FPWM3_LO				
7-0	FPWM3[7-0]	R/W	PWM3 frequency control LSB. A 10-bit register. Freq = 27MHz/256/FPWM3	00
0XD8 – DPWM3				
7-0	DPWM3	R/W	PWM3 Duty cycle control. Duty = (DPWM3/256) %	80
0XD9 – FPWM4_LO				
7-0	FPWM4[7-0]	R/W	PWM4 frequency control LSB. A 10-bit register. Freq = 27MHz/256/FPWM4	00
0XDA – DPWM4				
7-0	DPWM4	R/W	PWM4 Duty cycle control. Duty = (DPWM4/256) %	80

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0DB – FPWM_HI				
7-6	FPWM4[9-8]	R/W	PWM4 frequency control MSB. A 10-bit register.	1
5-4	FPWM3[9-8]	R/W	PWM3 frequency control MSB. A 10-bit register.	1
3-2	FPWM2[9-8]	R/W	PWM2 frequency control MSB. A 10-bit register.	1
1-0	FPWM1[9-8]	R/W	PWM1 frequency control MSB. A 10-bit register.	1
0X0DC – FPWM1_LO				
7-0	FPWM1[7-0]	R/W	PWM1 frequency control LSB. A 10-bit register. Freq = 27MHz/256/FPWM1	00
0X0DD – DPWM1				
7-0	DPWM1	R/W	PWM1 Duty cycle control. Duty = (DPWM1/256) %	80
0X0DE – FPWM2_LO				
7-0	FPWM2[7-0]	R/W	PWM2 frequency control LSB. A 10-bit register. Freq = 27MHz/256/FPWM2	00
0X0DF – DPWM2				
7-0	DPWM2	R/W	PWM2 Duty cycle control. Duty = (DPWM2/256) %	80
0X0E0 – LEDC CONTROL I				
7	LED_OVEN	R/W	Over voltage feedback control 0 = Disable 1 = Enable	1
6	LED_OIEN	R/W	Over current feedback control 0 = Disable 1 = Enable	1
5	LED_UIEN	R/W	Protection control 0 = Disable 1 = Enable	1
4	LED_FBN	R/W	LEDC feedback loop control 0 = Open loop 1 = Close loop	1
3-2	Reserved	R/W	Reserved	-
1	LEDA_PD	R/W	LEDC Analog block power-down. 0 = Analog block power-up 1 = Analog block power-down	1
0	LEDC_EN	R/W	LEDC digital block enable control 0 = LEDC digital block disable 1 = LEDC digital block enable	0
0X0E1 – LEDC SENSE CONTROL				
7-4	VFB	R/W	Lamp voltage threshold from 0.25V to 2.05V in 0.12V per step. 0 = 0.25V ... F = 2.05V	7
3-0	VOP	R/W	Over voltage threshold control. Factory use only.	7
0X0E2 – LEDC CONTROL II				
7-6	Reserved	R/W	Reserved	-
5-4	LEDC_ST	R	LEDC status	-
3-0	LSTP	R/W	LEDC feedback gain control with "1h" being the smallest gain.	4
0X0E3 – LEDC PWM				
7	Reserved	R/W	Reserved	-
6-0	LEDC_FPWM	R/W	LEDC PWM control frequency. LED PWM (13.5MHz/LEDC_FPWM)	40

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0E4 – LEDC DIM FREQUENCY				
7-0	LEDC_FDIM	R/W	LEDC dimming frequency control. 13.18kHz/LEDC_FDIM	84
0X0E5 – LEDC DIM CONTROL				
7	DMODE	R/W	0 = LEDC digital output disable 1 = LEDC digital output enable	0
6-0	LEDC_DDIM	R/W	LED dimming control 0 = Full brightness 7F = Lowest brightness	0
0X0E6 – LEDC PWMTOP				
7-0	PWMTOP	R/W	Factory use only	20
0X0E8 – DCDC CONTROL I				
7	DC_OVEN	R/W	Ovvoltage feedback control 0 = Disable 1 = Enable	1
6	DC_OIEN	R/W	Overcurrent feedback control 0 = Disable 1 = Enable	1
5	DC_UIEN	R/W	Undercurrent feedback control 0 = Disable 1 = Enable	1
4	DC_FBN	R/W	CCFL feedback loop control 0 = Open loop1 = Close loop	1
3	VCOM_PD	R/W	VCOM DC block power down. 0 = VCOM DC block power up 1 = VCOM DC block power down	0
2	VCOMA_PD	R/W	VCOM AMP block power down. 0 = VCOM AMP block power up 1 = VCOM AMP block power down	0
1	DCA_PD	R/W	DC sense block power down. 0 = Sense block power up 1 = Sense block power down	1
0	DC_EN	R/W	DC digital block enable control 0 = DC converter digital block disable 1 = DC converter digital block enable	0
0X0E9 – DCDC SENSE CONTROL				
7-4	Reserved	R/W	Reserved	-
3-2	DC_FB	R/W	FB sense threshold control 0 = 1.48V 1 = 1.38V 2 = 1.28V 3 = 1.18V	2
1-0	Reserved	R/W	Reserved	-
0X0EA – DCDC CONTROL II				
7	LIMIT	R/W	DCDC Limit	0
6	Reserved	R/W	Reserved	-
5-4	DC_ST	R	DCDC status	-
3-0	DC_LSTP	R/W	DCDC feedback gain control with “1h” being the smallest gain.	4
0X0EB – DCDC PWM				
7-0	DC_FPWM	R/W	DCDC PWM control frequency LED PWM (13.5MHz/DC_FPWM)	40

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0EC – DCDC PWMTOP				
7-0	DC_PWMTOP	R/W	Factory use only	20
0X0ED – VCOM-DC OFFSET CONTROL				
7-0	VCOM_OFFSET	R/W	VCOM DC output offset control from 0.67V to 2.64V	80
0X0EE – VCOM-AC AMP CONTROL				
7	Reserved	R/W	Reserved	-
6	VCOM_IREF	R/W	VCOM IREF control. Factory use only	0
5-0	VCOM_AMP	R/W	VCOM-AC amplitude control from 0 to 3.3V	20
SPLL				
0X0F6 – CLOCK_DIV				
7-6	Reserved	R/W	Reserved	-
5-4	SPICLK_DIV	R/W	These bits control the SPI clock divider as follow. 0 = 1 1 = ½ 2 = 1/3 3 = Reserved	0
3-2	Reserved	R/W	Reserved	-
1-0	PCLK_DIV	R/W	These bits control the pclk divider as follow 0 = 1 1 = ½ 2 = ¼ 3 = 1/8	0
0X0F7 – SSPLL				
7	Reserved	R/W	Reserved	-
6	EDGE_SEL_P	R/W	Edge selection for SSPLL. Factory use only	0
5-4	SSPLL_CP_X4	R/W	SSPLL_X4 CP selection. Factory use only. 1µA/5µA/10µA/15µA	1
3-2	SSPLL_LP_X4	R/W	SSPLL_X4 LP selection among 80k to 20k. Factory use only.	1
1-0	SSPLL_LP_X8	R/W	SSPLL_X8 LP selection among 18k to 0.8k. Factory use only.	2
0X0F8 – SSPLL CONTROL REGISTERS				
7-4	Reserved	R/W	Reserved	-
3-0	FPLL[19-16]	R/W	Part of a 20-bit register that control the PLL center frequency as below. PLL Oscillation frequency = 108MHz * FPLL/2 ¹⁷ /2 ^{POST}	1
0X0F9 – SSPLL FREQUENCY CONTROL REGISTERS				
7-0	FPLL[15-8]	R/W	Part of a 20-bit register that control the PLL center frequency as below. PLL Oscillation frequency = 108MHz * FPLL/2 ¹⁷ /2 ^{POST}	20
0X0FA – SSPLL FREQUENCY CONTROL REGISTERS				
7-0	FPLL[7-0]	R/W	Part of a 20-bit register that control the PLL center frequency as below. PLL Oscillation frequency = 108MHz * FPLL/2 ¹⁷ /2 ^{POST}	00
0X0FB – SSPLL MODULATION FREQUENCY CONTROL REGISTERS				
7-0	FSS[7-0]	R/W	Spread spectrum modulation frequency = 27MHz * FSS/2 ¹⁶	40

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0FC – SSPLL				
7	PD_SSPLL	R/W	PD_SSPLL, PLL power-down control 1 = Power-down	1
6-4	SSD	R/W	Spread spectrum gain divider. See SSG description.	3
3-0	SSG	R/W	Spread Spectrum gain control. The frequency deviation is controlled by a center spreading sawtooth waveform. The controlling frequency is determined by FSS and its associated equation. The percentage of peak-to-peak spread or deviation of the center frequency is determined by the following equation. $DEV_{pp} = SSG * 2^8 / (FPLL * 2^{SSD}) * 100\%$	0

0X0FD – SSPLL ANALOG CONTROL REGISTERS

7-6	POST	R/W	SSPLL post divider 0 = 1 1 = 1/2 2 = 1/4 3 = 1/8 Set PLL post divider larger than 1 is recommended	0
5-4	VCO	R/W	VCO Range control. 0 = 13.5 ~ 27MHz 2 = 54 ~ 108MHz 1 = 27 ~ 54MHz 3 = 108 ~ 150MHz	1
3	Reserved	R/W	Reserved	-
2-0	IPMP	R/W	Charge pump currents (μ A) 0 = 1.5 1 = 2.5 2 = 5 3 = 10 4 = 20 5 = 40 6 = 80 7 = 160	1

Decoder**0X101 – CHIP STATUS REGISTER (CSTATUS)**

7	VDLOSS	R	1 = Video not present. (sync is not detected in number of consecutive line periods specified by MISSCNT register) 0 = Video detected	-
6	HLOCK	R	1 = Horizontal sync PLL is locked to the incoming video source 0 = Horizontal sync PLL is not locked	-
5	SLOCK	R	1 = Subcarrier PLL is locked to the incoming video source 0 = Subcarrier PLL is not locked	-
4	FIELD	R	0 = Odd field is being decoded 1 = Even field is being decoded	-
3	VLOCK	R	1 = Vertical logic is locked to the incoming video source 0 = Vertical logic is not locked	-
2	Reserved	R	Reserved	-
1	MONO	R	1 = No color burst signal detected 0 = Color burst signal detected	-
0	DET50	R	0 = 60Hz source detected 1 = 50Hz source detected The actual vertical scanning frequency depends on the current standard invoked.	-

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X102 – INPUT FORMAT (INFORM)				
7,1	CSEL	R/W	These two bits select the C channel input 0 = CINO 1 = CIN1 2 = CIN2 3 = N/A	0
6	FC27	R/W	1 = Input crystal clock frequency is 27MHz. 0 = Square pixel mode. Must use 24.54MHz for 60Hz field rate source or 29.5MHz for 50Hz field rate source.	1
5-4	IFSEL	R/W	0 = Composite video decoding 1 = S-video decoding 2 = Component video decoding (Interlace input) 3 = Component video decoding (Progressive input)	0
3-2	YSEL	R/W	These two bits control the input video selection. It selects the composite video source or Luma source. 0 = YINO 1 = YIN1 2 = YIN2 3 = YIN3	0
0	VSEL	R/W	This bit select the V channel input 0 = VINO 1 = VIN1	0
0X104 – HSYNC DELAY CONTROL				
7	Reserved	R/W	Reserved	-
6-5	CKHY	R/W	Color killer time constant 0 = Fastest 3 = Slowest	0
4-0	Reserved	R/W	Reserved	-
0X105				
7-6	Reserved	R/W	Reserved	-
5	PD_MIX	R/W	0 = Enable YOUT buffer 1 = Disable YOUT buffer	0
4	MIX	R/W	YC mix control for analog YOUT. 0 = Y output only 1 = Mixing of Y and C	0
3	FBPY	R/W	0 = Disable Y channel antialiasing filter (RGB mode) 1 = Enable Y channel antialiasing filter (decoder mode)	0
2	FBPC	R/W	0 = Disable C channel antialiasing filter (RGB mode) 1 = Enable C channel antialiasing filter (decoder mode)	0
1	FBPV	R/W	0 = Disable V channel antialiasing filter (RGB mode) 1 = Enable V channel antialiasing filter (decoder mode)	0
0	DEC_SEL	R/W	AFE control selection 0 = RGB input mode 1 = Decoder input mode	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X106 – ANALOG CONTROL REGISTER (ACNTL)				
7	Reserved	R/W	Reserved	-
6	IREF	R/W	0 = Internal current reference 1 1 = Internal current reference 2	0
5	VREF	R/W	0 = Internal voltage reference normal 1 = Internal voltage reference shutdown	0
4	AGC_EN	R/W	0 = AGC loop function enabled 1 = AGC loop function disabled. Gain is set to by AGCGAIN.	0
3	CLK_PDN	R/W	0 = Normal clock operation 1 = 27MHz clock in power-down mode	0
2	Y_PDN	R/W	0 = Luma ADC in normal operation 1 = Luma ADC in power down-mode	0
1	C_PDN	R/W	0 = Chroma ADC in normal operation 1 = Chroma ADC in power down-mode	0
0	V_PDN	R/W	0 = V channel ADC in normal operation 1 = V channel ADC in power down-mode	0
0X107 – CROPPING REGISTER, HIGH (CROP_HI)				
7-6	VDELAY_HI	R/W	Bit[9:8] of the 10-bit Vertical Delay register.	0
5-4	VACTIVE_HI	R/W	Bit[9:8] of the 10-bit VACTIVE register. Refer to description on Reg0x109 for its shadow register.	1
3-2	HDELAY_HI	R/W	Bit[9:8] of the 10-bit Horizontal Delay register.	0
1-0	HACTIVE_HI	R/W	Bit[9:8] of the 10-bit HACTIVE register.	2
0X108 – VERTICAL DELAY REGISTER, LOW (VDELAY_LO)				
7-0	VDELAY_LO	R/W	Bit[7:0] of the 10-bit Vertical Delay register. The two MSBs are in the CROP_HI register. It defines the number of lines between the leading edge of VSYNC and the start of the active video.	12
0X109 – VERTICAL ACTIVE REGISTER, LOW (VACTIVE_LO)				
7-0	VACTIVE_LO	R/W	Bit[7:0] of the 10-bit Vertical Active register. The two MSBs are in the CROP_HI register. It defines the number of active video lines per frame output. The VACTIVE register has a shadow register for use with 50Hz source when Atreg of Reg0x11C is not set. This register can be accessed through the same index address by first changing the format standard to any 50Hz standard.	20
0X10A – HORIZONTAL DELAY REGISTER, LOW (HDELAY_LO)				
7-0	HDELAY_LO	R/W	Bit[7:0] of the 10-bit Horizontal Delay register. The two MSBs are in the CROP_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video. The HDELAY_LO register has two shadow registers for use with PAL and SECAM sources respectively. These register can be accessed using the same index address by first changing the decoding format to the corresponding standard.	0A
0X10B – HORIZONTAL ACTIVE REGISTER, LOW (HACTIVE_LO)				
7-0	HACTIVE_LO	R/W	Bit[7:0] of the 10-bit Horizontal Active register. The two MSBs are in the CROP_HI register. It defines the number of active pixels per line output.	D0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X10C – CONTROL REGISTER I (CNTRL1)				
7	PBW	R/W	Combined with VTL1 bit setting, there are four different chroma bandwidth can be selected. 1 = Wide Chroma BPF BW 0 = Normal Chroma BPF BW	1
6	DEM	R/W	Color killer sensitivity 1 = Low 0 = High	1
5	PALSW	R/W	1 = PAL switch sensitivity low. 0 = PAL switch sensitivity normal.	0
4	SET7	R/W	1 = The black level is 7.5 IRE above the blank level. 0 = The black level is the same as the blank level.	0
3	COMB	R/W	1 = Adaptive comb filter on for NTSC/PAL 0 = Notch filter	1
2	HCOMP	R/W	1 = Operation mode 1 (recommended) 0 = Operation mode 0.	1
1	YCOMB	R/W	This bit controls the comb operation when there is no color burst. 1 = No comb 0 = Comb	0
0	PDLY	R/W	PAL delay line 1 = Disable 0 = Enable	0
0X10D – CC/WSS CONTROL				
7-6	Reserved	R/W	Reserved	-
5	WSSEN	R/W	0 = Disable WSS decoding 1 = Enable	0
4-0	CCODDLINE	R/W	These bits control the Closed Caption decoding line number in case of odd field	00
0X110 – BRIGHTNESS CONTROL REGISTER (BRIGHT)				
7-0	BRIGHTNESS	R/W	These bits control the brightness. They have value of -128 to 127 in 2's complement form. Positive value increases brightness. A value 0 has no effect on the data.	00
0X111 – CONTRAST CONTROL REGISTER (CONTRAST)				
7-0	CONTRAST	R/W	These bits control the contrast. They have value of 0 to 255 (FFh). A value of 100 (64h) yields a gain of 100%. The gain ranges from 0 to 255%.	5C
0X112 – SHARPNESS CONTROL REGISTER I (SHARPNESS)				
7	SCURVE	R/W	This bit controls the center frequency of the peaking filter. The corresponding gain adjustment is HFLT. 0 = Low 1 = Center	0
6	VSF	R/W	Factory use only	0
5-4	CTI	R/W	Color transient improvement level control. There are 4 enhancement levels with 0 being the lowest and 3 being the highest.	1
3-0	SHARPNESS	R/W	These bits control the amount of sharpness enhancement on the luminance signals. There are 16 levels of control with '0' having no effect on the output image and '15' being the strongest.	1
0X113 – CHROMA (U) GAIN REGISTER (SAT_U)				
7-0	SAT_U	R/W	These bits control the digital gain adjustment to the U (or Cb) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X114 – CHROMA (V) GAIN REGISTER (SAT_V)				
7-0	SAT_V	R/W	These bits control the digital gain adjustment to the V (or Cr) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80
0X115 – HUE CONTROL REGISTER (HUE)				
7-0	HUE	R/W	These bits control the color hue. It is in 2's complement form with 0 being the center value. Positive value results in red hue and negative value gives green hue.	00
0X117 – VERTICAL PEAKING CONTROL I				
7-4	SHCOR	R/W	These bits provide coring function for the sharpness control.	4
3	Reserved	R/W	Reserved	-
2-0	VSHP	R/W	Vertical peaking gain control	0
0X118 – CORING CONTROL REGISTER (CORING)				
7-6	CTCOR	R/W	These bits control the coring function for the CTI. It has internal step size of 2.	1
5-4	CCOR	R/W	These bits control the low level coring function for the Cb/Cr output.	0
3-2	VCOR	R/W	These bits control the coring function of the vertical peaking logic. It has an internal step size of 2.	1
1-0	CIF	R/W	These bits control the IF compensation level. 0 = None 1 = 1.5dB 2 = 3dB 3 = 6dB	0
0X11A – CC/EDS STATUS REGISTER (CC_STATUS)				
7	CCVLDEN	R/W	Reserved	-
6	EDS_EN	R/W	0 = EDS data is not transferred to the CC_DATA FIFO 1 = EDS data is transferred to the CC_DATA FIFO	0
5	CC_EN	R/W	0 = CC data is not transferred to the CC_DATA FIFO 1 = CC data is transferred to the CC_DATA FIFO	0
4	PARITY	R	0 = Data in CC_DATA has no error 1 = Data in CC_DATA has odd parity error	-
3	FF_OVF	R	0 = An overflow has not occurred 1 = An overflow has occurred in the CC_DATA FIFO	-
2	FF_EMP	R	0 = CC_DATA FIFO is empty 1 = CC_DATA FIFO has data available	-
1	CC_EDS	R	0 = Closed caption data is in CC_DATA register 1 = Extended data service data is in CC_DATA register	-
0	LO_HI	R	0 = Low byte of the 16-bit word is in the CC_DATA register 1 = High byte of the 16-bit word is in the CC_DATA register	-
0X11B – CC/EDS DATA REGISTER (CC_DATA)				
7-0	CC_DATA	R	These bits store the incoming closed caption or even field closed caption data.	-

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X11C – STANDARD SELECTION (SDT)				
7	DETSTATUS	R	0 = Idle 1 = Detection in progress	-
6-4	STDNOW	R	Current standard invoked 0 = NTSC(M) 1 = PAL (B, D, G, H, I) 2 = SECAM 3 = NTSC4.43 4 = PAL (M) 5 = PAL (CN) 6 = PAL 60 7 = N/A	-
3	ATREG	R/W	1 = Disable the shadow registers. 0 = Enable VACTIVE and HDELAY shadow registers value depending on standard	0
2-0	STANDARD	R/W	Standard selection 0 = NTSC(M) 1 = PAL (B, D, G, H, I) 2 = SECAM 3 = NTSC4.43 4 = PAL (M) 5 = PAL (CN) 6 = PAL 60 7 = Auto detection	7
0X11D – STANDARD RECOGNITION (SDTR)				
7	ATSTART	R/W	Writing 1 to this bit will manually initiate the auto format detection process. This bit is a self-resetting bit.	0
6	PAL6_EN	R/W	1 = Enable recognition of PAL60 0 = Disable recognition	1
5	PALN_EN	R/W	1 = Enable recognition of PAL (CN) 0 = Disable recognition	1
4	PALM_EN	R/W	1 = Enable recognition of PAL (M) 0 = Disable recognition	1
3	NT44_EN	R/W	1 = Enable recognition of NTSC 443 0 = Disable recognition	1
2	SEC_EN	R/W	1 = Enable recognition of SECAM 0 = Disable recognition	1
1	PALB_EN	R/W	1 = Enable recognition of PAL (B, D, G, H, I) 0 = Disable recognition	1
0	NTSC_EN	R/W	1 = Enable recognition of NTSC (M) 0 = Disable recognition	1
0X11E – COMPONENT VIDEO FORMAT (CVFMT)				
7	RSV	R	Reserved	-
6-4	CVSTD	R	Component video input format detection. 0 = 480i 1 = 576i 2 = 480p 3 = 576p Others = NA	-
3-0	CVFMT	R/W	Component video format selection. 0 = 480i 1 = 576i 2 = 480p 3 = 576p 8 = Auto Others = N/A	0
0X120 – CLAMPING GAIN (CLMPG)				
7-4	CLPEND	R/W	These 4 bits set the end time of the clamping pulse in the increment of 8 system clocks. The clamping time is determined by this together with CLPST.	5
3-0	CLPST	R/W	These 4 bits set the start time of the clamping pulse in the increment of 8 system clocks. It is referenced to PCLAMP position.	0
0X121 – INDIVIDUAL AGC GAIN (IAGC)				
7-4	NMGAIN	R/W	These bits control the normal AGC loop maximum correction value.	2
3-1	WPGAIN	R/W	Peak AGC loop gain control.	1
0	AGCGAIN8	R/W	This bit is the MSB of the 9-bit register that controls the AGC gain when AGC loop is disabled.	0
0X122 – AGC GAIN (AGCGAIN)				
7-0	AGCGAIN	R/W	These bits are the lower 8 bits of the 9-bit register that controls the AGC gain when AGC loop is disabled.	F0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X123 – WHITE PEAK THRESHOLD (PEAKWT)				
7-0	PEAKWT	R/W	These bits control the white peak detection threshold.	D8
0X124 – CLAMP LEVEL (CLMPL)				
7	CLMPLD	R/W	0 = Clamping level is set by CLMPL 1 = Clamping level preset at 60d	1
6-0	CLMPL	R/W	These bits determine the clamping level of the Y channel.	3C
0X125 – SYNC AMPLITUDE (SYNCT)				
7	SYNCTD	R/W	0 = Reference sync amplitude is set by SYNCT 1 = Reference sync amplitude is preset to 38h	1
6-0	SYNCT	R/W	These bits determine the standard sync pulse amplitude for AGC reference.	38
0X126 – SYNC MISS COUNT REGISTER (MISSCNT)				
7-4	MISSCNT	R/W	These bits set the threshold for horizontal sync miss count threshold.	4
3-0	HSWIN	R/W	These bits set the size for the horizontal sync detection window.	4
0X127 – CLAMP POSITION REGISTER (PCLAMP)				
7-0	PCLAMP	R/W	These bits set the clamping position from the PLL sync edge	38
0X128 – VERTICAL CONTROL I				
7-6	VLCKI	R/W	Vertical lock in time. 0 = Fastest 3 = Slowest	0
5-4	VLCKO	R/W	Vertical lock out time. 0 = Fastest 3 = Slowest	0
3	VMODE	R/W	Vertical detection window. 0 = Vertical count down mode 1 = Search mode	0
2	DETV	R/W	0 = Normal VSYNC logic 1 = Recommended for special application only	0
1	AFLD	R/W	Auto field generation control 0 = Off 1 = On	0
0	VINT	R/W	Vertical integration time control. 0 = Short 1 = Normal	0
0X129 – VERTICAL CONTROL II				
7-5	BSHT	R/W	Burst PLL center frequency control.	0
4-0	VSHT	R/W	VSYNC output delay control in the increment of half line length	0
0X12A – COLOR KILLER LEVEL CONTROL				
7-6	CKILMAX	R/W	These bits control the amount of color killer hysteresis. The hysteresis amount is proportional to the value.	1
5-0	CKILMIN	R/W	These bits control the color killer threshold. Larger value gives lower killer level.	38
0X12B – COMB FILTER CONTROL				
7	FCOMB	R/W	1 = Non-adaptive comb 0 = Adaptive comb.	0
6-4	HTL	R/W	Adaptive Comb filter control (factory use only).	4
3	VTL1	R/W	Comb filter bandwidth control	0
2-0	VTL	R/W	Adaptive Comb filter threshold control (factory use only)	4

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X12C – LUMA DELAY AND HFILTER CONTROL				
7	CKLM	R/W	Color Killer mode. 0 = Normal 1 = Fast (for special application)	0
6-4	YDLY	R/W	Luma delay fine adjustment. This 2's complement number provides -4 to +3 unit delay control.	3
3-0	HFLT	R/W	Peaking control 2. The peaking curve is controlled by SCURVE bit.	0
0X12D – MISCELLANEOUS CONTROL REGISTER I (MISC1)				
7	HPLC	R/W	Reserved	-
6	EVCNT	R/W	0 = Normal operation 1 = Even field counter in special mode	0
5	PALC	R/W	Reserved	-
4	SDET	R/W	ID detection sensitivity. "1" is recommended.	1
3	TBC_EN	R/W	0 = TBC off 1 = Internal TBC enabled (test purpose only)	0
2	BYPASS	R/W	It controls the standard detection and should be set to '1' in normal use.	1
1	SYOUT	R/W	0 = HSYNC is always generated 1 = HSYNC is disabled when video loss is detected	0
0	HADV	R/W	Reserved	-
0X12E – MISCELLANEOUS CONTROL REGISTER II (MISC2)				
7-6	HPM	R/W	Horizontal PLL acquisition time. 0 = Slow 1 = Medium 2 = Auto 3 = Fast	2
5-4	ACCT	R/W	ACC time constant 0 = No ACC 1 = Slow 2 = Medium 3 = Fast	2
3-2	SPM	R/W	Burst PLL control. 0 = Slowest 1 = Slow 2 = Fast 3 = Fastest	1
1-0	CBW	R/W	Chroma low pass filter bandwidth control. 0 = Low 1 = Medium 2 = High 3 = NA	1
0X12F – MISCELLANEOUS CONTROL III (MISC3)				
7	NKILL	R/W	1 = Enable noisy signal color killer function in NTSC mode. 0 = Disable	1
6	PKILL	R/W	1 = Enable automatic noisy color killer function in PAL mode. 0 = Disable	1
5	SKILL	R/W	1 = Enable automatic noisy color killer function in SECAM mode. 0 = Disable	1
4	CBAL	R/W	0 = Normal output 1 = Special output mode.	0
3	FCS	R/W	1 = Force decoder output value determined by CCS. 0 = Disable	0
2	LCS	R/W	1 = Enable predetermined output value indicated by CCS when video loss is detected. 0 = Disable	0
1	CCS	R/W	When FCS is set high or video loss condition is detected when LCS is set high, one of two colors display can be selected. 1 = Blue color 0 = Black	0
0	BST	R/W	1 = Enable blue stretch. 0 = Disable	0

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X131 – CHIP STATUS II (CSTATUS2)				
7	VCR	R	VCR signal indicator	-
6	WKAIR	R	Weak signal indicator 2	-
5	WKAIR1	R	Weak signal indicator1	-
4	VSTD	R	Standard line per field indicator	-
3	NINTL	R	Non-interlaced signal indicator	-
2	WSSDET	R	1 = WSS data detected 0 = Not detected.	-
1	EDSDET	R	1 = EDS data detected 0 = Not detected.	-
0	CCDET	R	1 = CC data detected 0 = Not detected.	-
0X132 – H MONITOR (HREF)				
7-0	HREF, etc	R	Horizontal line frequency indicator HREF[9:2]/GVAL[8:1]/PHERRDO/CGAINO/BAMPO/MINAVG/SYTHRD/SYAMP	-
0X133 – CLAMP MODE(CLMD)				
7-6	FRM	R/W	Free run mode. 0/1 = Auto mode 2 = 60Hz 3 = 50Hz	0
5-4	YNR	R/W	Y HF Noise Reduction. 0 = None 1 = Smallest 2 = Small 3 = Medium	0
3-2	CLMD	R/W	Clamping mode control. 0 = Sync top 1 = Auto 2 = Pedestal 3 = NA	1
1-0	PSP	R/W	Slice level. 0 = Low 1 = Medium 2 = High 3 = NA	1
0X134 – ID DETECTION CONTROL (NSEN/SSEN/PSEN/WKTH)				
7-6	INDEX	R/W	These two bits indicate which of the four lower 6-bit registers is currently being controlled. The write sequence is a two steps process unless the same register is written. A write of {ID,000000} selects one of the four registers to be written. A subsequent write will actually write into the register.	0
5-0	NSEN/ SSEN/ PSEN/ WKTH	R/W	IDX = 0 controls the NTSC ID detection sensitivity (NSEN). IDX = 1 controls the SECAM ID detection sensitivity (SSEN). IDX = 2 controls the PAL ID detection sensitivity (PSEN). IDX = 3 controls the weak signal detection sensitivity (WKTH).	1A/ 20 1C/ 2A
0X135 – CLAMP CONTROL (CLCNTL)				
7	CTEST	R/W	Clamping control for debug use.	0
6	YCLEN	R/W	0 = Enable Y channel clamp 1 = Disable	0
5	CCLEN	R/W	0 = Enable C channel clamp 1 = Disable	0
4	VCLEN	R/W	0 = Enable V channel clamp 1 = Disable	0
3	GTEST	R/W	0 = Normal operation 1 = Test	0
2	VLPF	R/W	Sync filter bandwidth control	0
1	CKLY	R/W	Clamping current control 1.	0
0	CKLC	R/W	Clamping current control 2.	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X140 – WSS0				
7-6	Reserved	R/W	Reserved	-
5-0	WSS0	R	These are the sliced WSS data bit 19 to 14	-
0X141 – WSS1				
7	CRCERR	R	This is the CRC error indicator for 525-line WSS 0 = No CRC error 1 = CRC error	-
6	WSSFLD	R	These bit indicates the detected WSS field information 0 = Odd 1 = Even	-
5-0	WSS1	R	These bits represent the sliced WSS data bit 13 to 8.	-
0X142 – WSS2				
7-0	WSS2	R	These bits represent the sliced WSS bit 7 to 0.	-
ADC/LLPLL Configuration Registers				
0X1C0 – LLPLL INPUT CONTROL REGISTER				
7-6	INP_SEL_SOG	R/W	Sync on Green Input Select 0 = SOGO 1 = SOG1 2~3 = Not used	0
5	CS_INV	R/W	Polarity control for CSYNC detection circuitry. An active low is needed. 0 = No Inversion 1 = Inversion	0
4	CS_SEL	R/W	PLL reference input selection 0 = Slicer or HSYNC 1 = CS_PAS	0
3	SOG_SEL	R/W	CSYNC source selection 0 = SOG Slicer 1 = HSYNC	0
2	HS_POL	R/W	PLL reference input polarity 0 = Inversion 1 = Normal	0
1	Reserved	R/W	Reserved	-
0	CK_SEL	R/W	ADC clock selection 0 = Select PLL clock 1 = Select oscillator clock	0
0X1C1 – LLPLL INPUT DETECTION REGISTER				
7	VS_POL	R	Detected VSYNC polarity 0 = Low active	-
6	HS_POL	R	Detected HSYNC polarity 0 = Low active	-
5	VS_DET	R	VSYNC pulse detection status, 1 = Detected.	-
4	HS_DET	R	HSYNC pulse detection status	-
3	CS_DET	R	Composite Sync detection status	-
2-0	DET_FMT	R	Input source format detection in the case of composite sync. 0 = 480i 1 = 576i 2 = 480p 3 = 576p 4 = 1080i 5 = 720p 6 = 1080p 7 = None of above	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1C2 – LLPLL CONTROL REGISTER				
7-6	LLC_POST	R/W	PLL post divider 0 = 1/8 1 = 1/4 2 = 1/2 3 = 1	0
5-4	LLC_VCO	R/W	VCO range select (MHz) 0 = 5 ~ 27MHz 2 = 20 ~ 108MHz 1 = 10 ~ 54 MHz 3 = 40 ~ 216MHz	0
3	Reserved	R/W	Reserved	-
2-0	LLC_IPMP	R/W	Charge pump currents (μ A) 0 = 1.5 1 = 2.5 2 = 5 3 = 10 4 = 20 5 = 40 6 = 80 7 = 160	1
0X1C3 – LLPLL DIVIDER HIGH REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	LLC_ACKN[11:8]	R/W	PLL feedback divider. A 12-bit register.	3
0X1C4 – LLPLL DIVIDER LOW REGISTER				
7-0	LLC_ACKN[7:0]	R/W	PLL feedback divider. A 12-bit register.	5A
0X1C5 – LLPLL CLOCK PHASE REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	LLC_PHA	R/W	This 5-bit value adjusts the sampling phase in 32 steps across on pixel time. Each step represents an 11.25 degree shift in sampling phase.	00
0X1C6 – LLPLL LOOP CONTROL REGISTER				
7	LLC_ACPL	R/W	PLL loop control 0 = Closed Loop 1 = Open Loop	0
6-4	LLC_APG	R/W	PLL loop gain control	2
3	Reserved	R/W	Reserved	-
2-0	LLC_APZ	R/W	PLL filter bandwidth control. Larger value has lower bandwidth.	0
0X1C7 – LLPLL VCO CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	LLC_ACKI [11:8]	R/W	PLL VCO nominal frequency. A 12-bit register. Factory use only.	4
0X1C8 – LLPLL VCO CONTROL REGISTER				
7-0	LLC_ACKI[7:0]	R/W	PLL_VCO nominal frequency. A 12-bit register. Factory use only.	00
0X1C9 – LLPLL PRE COAST REGISTER				
7-0	PRE_COAST	R/W	Sets the number of HSYNC periods that coast is active before VSYNC edge.	06
0X1CA – LLPLL POST COAST REGISTER				
7-0	POST_COAST	R/W	Sets the number of HSYNC periods that coast is active after VSYNC edge.	06

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1CB – SOG THRESHOLD REGISTER				
7	PUSOG	R/W	SOG power-down control. 1 = Power up 0 = Power-down	0
6	PUPLL	R/W	PLL power-down control 1 = Power up 0 = Power-down	0
5	COAST_EN	R/W	PLL coast function control 1 = Enable 0 = Disable	1
4-0	SOG_TH	R/W	SOG slicer threshold control This bits control the comparator threshold of the SOG slicer in 10mV per step. A setting value of 00h equals 320mV and a setting value is 1Fh equals 10mV.	10
0X1CC – SCALER SYNC SELECTION REGISTER				
7-5	RGB_CLK_DELAY	R/W	RGB CLK Delay Control	0
4	VSY_SEL	R/W	Active VSYNC select 0 = Composite Sync Separation Output 1 = VSYNC input pin	0
3-2	HSY_SEL	R/W	Active HSYNC select 0, 1 = HSO 2 = HSYNC input from pin 3 = Extracted HSYNC from CSYNC input	0
1	VSY_POLC	R/W	Selected VSYNC output polarity control 0 = No inversion 1 = Inversion	0
0	HSY_POLC	R/W	Selected HSYNC output polarity control 0 = No inversion 1 = Inversion	0
0X1CD – PLL INITIALIZATION REGISTER				
7-6	CP_X4	R/W	CP_X4 selection for LLPLL	1
5-4	LP_X4	R/W	LP_X4 selection for LLPLL	1
3-2	LP_X8	R/W	LP_X8 selection for LLPLL	1
1	PCLK_PHASE	R/W	PCLK Phase	0
0	INIT	R/W	PLL initialization, self-resetting	0
0X1D0 – CLAMP GAIN CONTROL REGISTER				
7-3	Reserved	R/W	Reserved	-
2	GAINY[8]	R/W	Y channel gain adjustment. Bit 8 of a 9-bit register.	0
1	GAINC[8]	R/W	C channel gain adjustment. Bit 8 of a 9-bit register.	0
0	GAINV[8]	R/W	V channel gain adjustment. Bit 8 of a 9-bit register.	0
0X1D1 – Y CHANNEL GAIN ADJUST REGISTER				
7-0	GAINY[7-0]	R/W	Y channel gain adjustment. Bit 7 to 0 of a 9-bit register.	F0
0X1D2 – C CHANNEL GAIN ADJUST REGISTER				
7-0	GAINC[7-0]	R/W	C channel gain adjustment. Bit 7 to 0 of a 9-bit register.	F0
0X1D3 – V CHANNEL GAIN ADJUST REGISTER				
7-0	GAINV[7-0]	R/W	V channel gain adjustment. Bit 7 to 0 of a 9-bit register.	F0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1D4 – CLAMP MODE CONTROL REGISTER				
7	CLMODE	R/W	Clamp mode selection 0 = Manual 1 = RGB Auto	0
6	Reserved	R/W	Reserved	-
5	CL_EDGE	R/W	Clamp control reference edge relative to the HSYNC edges.	0
4	RGBCLKY	R/W	Clamping current control 1	0
3	RGBCLKC	R/W	Clamping current control 2	0
2	GCLEN	R/W	Green/Y channel clamp 0 = Enable, 1 = Disable	0
1	BCLEN	R/W	Blue/C channel clamp 0 = Enable, 1 = Disable	0
0	RCLEN	R/W	Red/V channel clamp 0 = Enable, 1 = Disable	0
0X1D5 – CLAMP START POSITION REGISTER				
7-0	CL_START	R/W	This register sets programmable clamping start position. It is start count value that after the trailing edge of the HSYNC signal.	00
0X1D6 – CLAMP STOP POSITION REGISTER				
7-0	CL_END	R/W	This register sets programmable clamping stop position. Clamping duration set between start and stop position.	10
0X1D7 – CLAMP MASTER LOCATION REGISTER				
7-0	CL_LOC	R/W	This bit sets the RGB(YCV) clamp position from the HSYNC edge.	70
0X1D8 – ADC TEST REGISTER				
7	Reserved	R/W	Reserved	-
6-4	LLC_DBG_SEL	R/W	Debugging register for internal use	0
3-0	Reserved	R/W	Reserved	-
0X1D9 – Y CLAMP REFERENCE REGISTER				
7-0	CL_Y_VAL	R/W	Green/Y channel clamping reference level in programmable mode.	04
0X1DA – C CLAMP REFERENCE REGISTER				
7-0	CL_C_VAL	R/W	Blue/U channel clamping reference level in programmable mode.	80
0X1DB – V CLAMP REFERENCE REGISTER				
7-0	CL_V_VAL	R/W	Red/V channel clamping reference level in programmable mode.	80
0X1DC				
7	EDGE_SEL	R/W	Edge Select	0
6	Reserved	R/W	Reserved	-
5-0	HS_WIDTH	R/W	Output HS Width in number of output clocks.	20

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1E0 – LLPLL CONTROL REGISTER				
7	VCO_RST	R/W	VCO Reset for LLPLL	0
6	APLL_SEL	R/W	Input Select for LLPLL	0
5-4	ICP_SEL	R/W	ICP Select for LLPLL	0
3	TST_ENB	R/W	Test Enable for LLPLL	0
2	BUF_ENB	R/W	Buf Enable for LLPLL	0
1	VIN_ENB	R/W	VIN Enable for LLPLL	0
0	LP_5PF	R/W	LP_5PF for LLPLL	0
0X1E1 – LLPLL CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5	GPLL_PD	R/W	GPLL power-down control, 1 = PD	0
4	GPLL_IREF	R/W	GPLL IREF control, factory use only.	0
3-2	GCP_SEL	R/W	GPLL CP control, factory use only.	1
1	BYPASS_SEL	R/W	GPLL bypass control, factory use only.	0
0	GLPRES_SEL	R/W	LPRES_SEL for GPLL, factory use only.	1
0X1E2 – ADC CONTROL I				
7	BIAS2X_B	R/W	Bias current control. 0 = Normal 1 = Half of normal	1
6-5	VREF_SEL	R/W	VREF control 0 = 800mV 1 = 900mV 2 = 1V 3 = 1.1V	2
4-0	VCMIN_SEL	R/W	Input common mode voltage control from 400mV to 1.02V in 20mV increment. 00 = 400mV ... 0F = 700mV (RGB) ... 19 = 900mV (Dec) ... 1F = 1.02V	19
0X1E3 – ADC CONTROL II				
7	Reserved	R/W	Reserved	-
6-4	IB_VREFGEN	R/W	Bias current control for VREF generation from 10µA to 120µA in 10µA increment. (BIAS2X_B = 0) 0 = 10µA (Dec) ... 3 = 40µA (RGB) ... 7 = 120µA	0
3-0	ICLAMP_SEL	R/W	Clamp current control from 5µA to 80µA in 5µA increment. 00 = 5µA ... 0F = 80µA	07

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1E4 – ADC CONTROL III				
7	Reserved	R/W	Reserved	-
6-4	IB_SAH	R/W	Bias current control for S/H. (BIAS2X_B = 0) 0 = 10µA 1 = 20µA 2 = 30µA 3 = 40µA (DEC) 4 = 90µA 5 = 100µA (RGB) 6 = 110µA 7 = 120µA	3
3	Reserved	R/W	Reserved	-
2-0	IB_OTA1	R/W	OTA1 current control (BIAS2X_B = 0) 0 = 10µA 1 = 20µA 2 = 30µA 3 = 40µA (DEC) 4 = 90µA 5 = 100µA (RGB) 6 = 110µA 7 = 120µA	3
0X1E5 – ADC CONTROL IV				
7	Reserved	R/W	Reserved	-
6-4	IBPGA_SEL	R/W	OTA-PGA current control (BIAS2X_B = 0) 0 = 10µA 1 = 20µA 2 = 30µA 3 = 40µA (DEC) 4 = 90µA 5 = 100µA (RGB) 6 = 110µA 7 = 120µA	3
3	VREF_BOOST	R/W	0 = Normal operation (DEC) 1 = High speed operation (RGB)	0
2-0	IBINBUF_SEL	R/W	OTA-AFE current control (BIAS2X_B = 0) 0 = 10µA 1 = 20µA(DEC) 2 = 30µA 3 = 40µA 4 = 90µA 5 = 100µA (RGB) 6 = 110µA 7 = 120µA	1
0X1E6 – ADC CONTROL V				
7-6	Reserved	R/W	Reserved	-
5	HSPGAEN	R/W	PGA control 0 = Low speed operation (DEC) 1 = High speed operation (RGB)	0
4-0	AD_TEST_EN	R/W	ADC test control (factory use only) 00 = Normal operation	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1E7 – ADC CONTROL VI				
7-6	Reserved	R/W	Reserved	-
5-4	AAFLPFY	R/W	Antialiasing filter control for Y 0 = 0dB Gain; Fc = 9MHz 1 = -3.4dB Gain; Fc = 10MHz 2 = 0dB Gain; Fc = 7MHz 3 = -3.4dB Gain; Fc = 8MHz	2
3-2	AAFLPFC	R/W	Antialiasing filter control for C 0 = 0dB Gain; Fc = 9MHz 1 = -3.4dB Gain; Fc = 10MHz 2 = 0dB Gain; Fc = 7MHz 3 = -3.4dB Gain; Fc = 8MHz	2
1-0	AAFLPFV	R/W	Antialiasing filter control for V 0 = 0dB Gain; Fc = 9MHz 1 = -3.4dB Gain; Fc = 10MHz 2 = 0dB Gain; Fc = 7MHz 3 = -3.4dB Gain; Fc = 8MHz	2
Scaler				
0X201 – GENERAL SCALER CONTROL				
7	MIRROR	R/W	1 = Enable horizontal mirror output 0 = Normal output	0
6	PWEN	R/W	1 = Enable Panoramic display 0 = Normal display	0
5	PXDBL	R/W	1 = Enable pixel doubling function. 0 = Disabled	0
4	LNDBL	R/W	1 = Enable line doubling function 0 = Disabled	0
3	LNEXT	R/W	Reserved for factory use.	0
2	LNFIX	R/W	1 = Fix the scaler output line number defined by register LNTT. 0 = Output line number determined by scaling factor.	0
1	VALOCK	R/W	1 = Output active start position tracks the input active position 0 = Output active start position defined by VA_POS register.	0
0	SMODE	R/W	Scaler mode selection 1 = Scaling from the start of the field/frame 0 = Scaling from the start of the input active	0
0X202 – SCALING OFFSET CONTROL				
7-6	RDLY	R/W	Scaling buffer read out delay in lines	0
5-0	FOFFSET	R/W	Scaling initial offset control	20
0X203 – XSCALE_LO				
7-0	XSCALE_LO	R/W	Up scaling ratio control in X-direction. A 16-bit register. The scaling ratio is defined as 2000h/XSCALE.	00
0X204 – XSCALE_HI				
7-0	XSCALE_HI	R/W	Up scaling ratio control in X-direction. A 16-bit register. The scaling ratio is defined as 2000h/XSCALE	20
0X205 – YSCALE_LO				
7-0	YSCALE_LO	R/W	Up/down scaling ratio control in Y-direction. A 16-bit register. The scaling ratio is defined as 2000h/YSCALE.	00
0X206 – YSCALE_HI				
7-0	YSCALE_HI	R/W	Up/down scaling ratio control in Y-direction. A 16-bit register. The scaling ratio is defined as 2000h/YSCALE	20

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X207 – PXSCALE				
7-0	PXSCALE	R/W	Initial Scaling value for the Panoramic display. MSB 8-bit of a 12-bit register.	80
0X208 – PXINC				
7-0	PXINC[7-0]	R/W	Increment step value for the Panoramic display.	10
0X209 – HDSCALE_LO				
7-0	HDSCALE_LO	R/W	Down scaling control in X-direction. A 12-bit register. The down scaling ratio is defined as 400h/HDSCALE	00
0X20A – HDSCALE_HI				
7	VAEXT	R/W	Special VA extension function. 1 = Enable DE on line 1 0 = Off	0
6	VANOM	R/W	VA control. Factory use only.	0
5	Reserved	R/W	Reserved	-
4	HFT	R/W	Down scaler filter control. 1 = On 0 = Off	0
3-0	HDSCALE_HI	R/W	Down scaling control in X-direction. A 12-bit register. The down scaling ratio is defined as 400h/HDSCALE	4
0X20B – HDELAY2				
7-0	HDELAY2	R/W	Scaler buffer data output delay in number of pixels in relation to the HSYNC.	30
0X20C – HACTIVE2_LO				
7-0	HACTIVE2	R/W	Scaler data output length in number of pixels. A 11-bit register.	D0
0X20D – LNTT_HI				
7-6	LNTT_HI	R/W	It controls the scaler total output lines when LNFIIX = 1. It is used in special case. A 10-bit register.	0
5	CKOSEL	R/W	Pixel clock output selection. 0 = Divided clock specified by CKDIV 1 = Undivided clock	0
4	CKP	R/W	Pixel clock polarity control. 0 = No inversion	0
3	VSP	R/W	FPVS output polarity control. 0 = No inversion	0
2	HSP	R/W	FPHS output polarity control. 0 = No inversion	0
1-0	CKDIV	R/W	Pixel clock output frequency division control. 0 = 1 1 = 1/2 2 = 1/3 3 = 1/4	0
0X20E – HPADJ_HI				
7	Reserved	R/W	Reserved	-
6-4	HACTIVE2_HI	R/W	Scaler data output length in number of pixels. A 11-bit register.	2
3-0	HPADJ_HI	R/W	Blanking H period adjustment. A 12-bit 2's complement register.	0
0X20F – HPADJ_LO				
7-0	HPADJ_LO	R/W	Blanking H period adjustment. A 12-bit 2's complement register	00
0X210 – HA_POS				
7-0	HA_POS	R/W	Output DE position control relative to the internal reference in number of output clock	10
0X211 – HA_LEN_LO				
7-0	HALEN_LO	R/W	Output DE length control in number of the output clocks. A 12-bit register	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X212 – HA_LEN_HI				
7-4	PXSCALE	R/W	Initial X scaling factor. LSB 4-bit of a 12-bit register.	0
3-0	HALEN_HI	R/W	Output DE length control in number of the output clocks. A 12-bit register	3
0X213 – HS_POS				
7-0	HS_POS	R/W	Output HSYNC position relative to internal reference in number of output clocks.	10
0X214 – HS_LEN				
7-4	PXINC[11-8]	R/W	MSB 4-bit of a 12-bit register that defines the scaling increment for panorama display. It works with PXSCALE.	0
3-0	HS_LEN	R/W	Output HSYNC length in number of output clocks.	20
0X215 – VA_POS				
7-0	VA_POS	R/W	Output DE position control relative to the internal reference in number of output lines	20
0X216 – VA_LEN_LO				
7-0	HALEN_LO	R/W	Output DE control in number of the output lines. A 12-bit register	00
0X217 – VA_LEN_HI				
7-4	Reserved	R/W	Reserved	-
3-0	HALEN_HI	R/W	Output DE control in number of the output lines. A 12-bit register	3
0X218 – VS_LEN_POS				
7-6	VS_LEN	R/W	Output VSYNC length in number of output lines.	0
5-0	VS_POS	R/W	Output VSYNC position relative to internal reference in number of output lines.	00
0X219 – LNTT_LO				
7-0	LNTT_LO	R/W	It controls the scaler total output lines when LNFIIX = 1. It is used in special case. A 10-bit register.	00
0X21A – DM_TOP				
7-0	DM_TOP	R/W	These bits control the number of data masked lines (black lines) from the top of DE	00
0X21B – DM_BOT				
7-0	DM_BOT	R/W	These bits control the number of data masked lines from the end of DE.	00
0X21C – PANEL_FRUN				
7-4	HTOTAL_HI	R/W	MSB of a 12-bit register. It controls the panel free run H length.	4
3	DEP	R/W	DE polarity control. 1 = Inversion 0 = No inversion	0
2	PRUN	R/W	Panel free run control. 1 = Free run with HTOTAL and LNTT 0 = Disabled	0
1	PLOSS	R/W	Panel free run on the condition of input loss. 1 = Enabled 0 = Disabled	0
0	HTFIX	R/W	Panel output line length control. 1 = Fixed by HTOTAL 0 = Auto adjusted	0
0X21D – HTOTAL_LO				
7-0	HTOTAL_LO	R/W	LSB of a 12-bit register. It controls the panel free run H length.	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X21E – BLANK				
7-2	Reserved	R/W	Reserved	-
1	ABK	R/W	1 = Enable screen blanking when no input only 0 = Off	0
0	FBK	R/W	1 = Enable screen blanking 0 = Off	0
TCON				
0X240 – CSP CONTROL				
7-4	CSP_WID	R/W	Column Start pulse width control in number of output clocks.	1
3-0	CSP_POS	R/W	Column start pulse position control relative to the leading edge of the DE	0
0X241 – CLP POSITION				
7-0	CLP_POS	R/W	Column latch pulse position control relative to either the trailing edge of DE or the start of line reference depending on CLPREF	00
0X242 – CLP WIDTH				
7-0	CLP_WID	R/W	Column latch pulse width control in number of output clocks.	01
0X243 – RCK CONTROL HI				
7	Reserved	R/W	Reserved	-
6-4	RCK_POS_HI	R/W	RCK position control relative to the leading edge of DE in number of output clocks. A 11-bit register.	0
3	Reserved	R/W	Reserved	-
2-0	RCK_WID_HI	R/W	RCK width control in number of output clocks. A 11-bit register.	0
0X244 – RCK POSITION LO				
7-0	RCK_POS_LO	R/W	RCK position control relative to the leading edge of DE in number of output clocks. A 11-bit register.	00
0X245 – RCK WIDTH LO				
7-0	RCK_WID_LO	R/W	RCK width control in number of output clocks. A 11-bit register.	01
0X246 – ROE CONTROL HI				
7-6	ROE_EXT	R/W	Row driver enable pulse extension control.	0
5-4	ROE_POS_HI	R/W	ROE position control relative to the leading edge of DE in number of output clocks. A 10-bit register.	0
3	Reserved	R/W	Reserved	-
2-0	ROE_WID_HI	R/W	ROE width control in number of output clocks. A 11-bit register.	0
0X247 – ROE POSITION LO				
7-0	ROE_POS_LO	R/W	ROE position control relative to the leading edge of DE in number of output clocks. A 10-bit register.	00
0X248 – ROE WIDTH LO				
7-0	ROE_WID_LO	R/W	ROE width control in number of output clocks. A 11-bit register.	01
0X249 – RSP CONTROL				
7-6	Reserved	R/W	Reserved	-
5-4	RSP_WID	R/W	Row Start pulse width control in number of output lines.	1
3	Reserved	R/W	Reserved	-
2-0	RSP_POS_HI	R/W	Row start pulse position control relative to the first output DE line. An 11-bit register in 2's complement form.	0
0X24A – RSP POSITION CONTROL				
7-0	RSP_POS_LO	R/W	Row start pulse position control relative to the first output DE line. An 11-bit register in 2's complement format.	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X24B – CPL POSITION CONTROL				
7	Reserved	R/W	Reserved	-
6-4	CPL_POS_H	R/W	Polarity pulse change position relative to the reference controlled by CPLREF in number of output clocks. This is a 11-bit register.	0
3-0	CPL_EXT	R/W	Polarity pulse extension in number of lines. This is effective in polarity toggle mode 2 only.	0
0X24C – CPL POSITION CONTROL LO				
7-0	CPL_POS_LO	R/W	Polarity pulse change position relative to the reference controlled by CPLREF in number of output clocks. This is a 11-bit register.	10
0X24D – TCON CONTROL I				
7-6	ROE_MOD	R/W	ROE output mode control. 0 = Always low 1 = Always high 2 = Toggle	2
5	CPL_POL	R/W	Polarity pulse polarity control. 0 = No inversion	0
4	RSP_POL	R/W	Row start pulse polarity control. 0 = High active	0
3	ROE_POL	R/W	Row output enable pulse polarity control. 0 = High active	0
2	RCK_POL	R/W	RCK output polarity control. 0 = High active	0
1	CLP_POL	R/W	Column driver latch pulse polarity control. 0 = High active	0
0	CSP_POL	R/W	Column driver start pulse polarity control. 0 = High active	0
0X24E – TCON CONTROL II				
7	CPL_REF	R/W	Polarity pulse change reference point control. It is to be used with CPLPOS register. 0 = Reference to internal line sync 1 = Reference to trailing edge of DE	0
6	CPL_SWP	R/W	Positive and negative polarity pulse swap. 0 = No swap	0
5-4	CPL_TGM	R/W	Polarity pulses toggle mode control. 0 = Frame inversion 1 = No frame inversion 2 = Frame inversion in blanking period only	0
3	ROE_DE	R/W	Row driver output enable control 0 = Output in active line 1 = Output in every line	0
2	CLP_REF	R/W	Column driver latch pulse position reference control. 0 = Leading edge of DE 1 = Trailing edge of DE	0
1	CLP_DE	R/W	Column driver latch pulse control. 0 = Only output in active line 1 = Output in every line	0
0	CSP_DE	R/W	Column driver start pulse control. 0 = Only output in active line 1 = Output in every line.	0
Image Adjustment				
0X280 – IMAGE ADJUSTMENT REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	HUE	R/W	Hue Adjustment. These bits control the color hue. The range is +90 degrees to -90 degrees in 2.8 degree increments. 0 degrees is the default (xx10 0000)	20

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION			RESET
0X281 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_R	R/W	Red Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X282 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_G	R/W	Green Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X283 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_B	R/W	Blue Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X284 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_Y	R/W	Y Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X285 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_Cb	R/W	Cb Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X286 – IMAGE ADJUSTMENT REGISTER						
7-0	CONTRAST_Cr	R/W	Cr Contrast Adjustment 80h+ = Higher contrast	80h = Neutral	80h- = Lower contrast	80
0X287 – IMAGE ADJUSTMENT REGISTER						
7-0	BRIGHTNESS_R	R/W	Red Brightness Adjustment 80h+ = Higher brightness	80h = Neutral	80h- = Lower brightness	80
0X288 – IMAGE ADJUSTMENT REGISTER						
7-0	BRIGHTNESS_G	R/W	Green Brightness Adjustment 80h+ = Higher brightness	80h = Neutral	80h- = Lower brightness	80
0X289 – IMAGE ADJUSTMENT REGISTER						
7-0	BRIGHTNESS_B	R/W	Blue Brightness Adjustment 80h+ = Higher brightness	80h = Neutral	80h- = Lower brightness	80
0X28A – IMAGE ADJUSTMENT REGISTER						
7-0	BRIGHTNESS_Y	R/W	Y Brightness Adjustment 80h+ = Higher brightness	80h = Neutral	80h- = Lower brightness	80
0X28B – IMAGE ADJUSTMENT REGISTER						
7-4	H_SHARP_COR	R/W	Coring function for sharpness control			3
3-0	H_SHARPNESS	R/W	Sharpness Adjustment			0
0X28C – IMAGE ADJUSTMENT REGISTER						
7	SH_FREQ	R/W	Sharpness frequency select 0 = Low freq 1 = High freq			0
6-0	Reserved	R/W	Reserved			-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X2B0 – IMAGE ADJUSTMENT REGISTER				
7-6	Reserved	R/W	Reserved	-
5	PEDLVL	R/W	Black level selection. 0 = 0 1 = 16d	0
4	WHTLVL	R/W	White level selection. 0 = 235d 1 = 255d	1
3-1	Reserved	R/W	Reserved	-
0	BW_EN	R/W	0 = BW stretch disable 1 = BW stretch enable	0
0X2B1 – IMAGE ADJUSTMENT REGISTER				
7-0	BW_BSLOPE	R/W	Black side slope. 00h: x1, 40h: x2, 80h: x3, C0h: x4, Should not be more than D0h	40
0X2B2 – IMAGE ADJUSTMENT REGISTER				
7-0	BW_WSLOPE	R/W	White side slope. 00h: x1, 40h: x2, 80h: x3, C0h: x4, Should not be more than D0h	40
0X2B6 – IMAGE ADJUSTMENT REGISTER				
7-0	BW_BLACK_TILT	R/W	Tilt point for black stretch	67
0X2B7 – IMAGE ADJUSTMENT REGISTER				
7-0	BW_WHITE_TILT	R/W	Tilt point for white stretch	94
0X2BE – IMAGE ADJUSTMENT REGISTER				
7-2	Reserved	R/W	Reserved	-
1	Y16	R/W	Y pedestal level selection of YUV to RGB conversion. 1: decimal 16 level become black level, 0: No offset adjustment	0
0	BT7	R/W	Conversion matrix selection of YUV to RGB conversion. 1: Matrix for HDTV standard, 0: Matrix for SDTV standard.	0
0X2BF – TEST PATTERN GENERATOR REGISTER				
7	TPG_EN	R/W	1 = Internal Test Pattern Generator Enabled, 0 = Scaler output (Default)	0
6-4	SWAP	R/W	RGB/YcbCr byte swap for color change	0
3-0	PAT_SEL	R/W	Pattern selection. 0: Hue map 1: Hue map (fine) 2: Gray horizontal 17 steps 3: Gray vertical 17 steps 4: Gray H/V 17x17 steps 5: White rectangle 6: Vertical 1-dot stripe 7: Horizontal 1-dot stripe 8: Black/White checker board 9: RGB checker board A: Gray horizontal 17 steps + horizontal black stripes B: Mitsubishi WQVGA test pattern C: Flat 100% blue D: Ramp E, F: Flat 50% gray	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
Gamma and Dither				
0X2E0 – LCDC GAMMA CONTROL REGISTER				
7	GAMAE_R	R/W	Enable Red gamma correction.	0
6	GAMAE_G	R/W	Enable Green gamma correction.	0
5	GAMAE_B	R/W	Enable Blue gamma correction.	0
4	Reserved	R/W	Reserved	-
3-2	AUTO_INC	R/W	Enable Gamma table address auto increment for reading/writing Gamma data port. 0 = Disable 1 = Read Only 2 = Write Only 3 = Read/Write	0
1-0	GAMMA_RGB_INDX	R/W	Gamma tables access selection: Index address 0x2E1 and 0x2E3 are used for gamma table accesses. There are 3 sets of gamma table, one table for one color, sharing the same address port and data port. These 2 bits identifies which table is accessed. 0 = RGB Gamma table 1 = Red Gamma table 2 = Green Gamma table 3 = Blue Gamma table	0
0X2E1 – GAMMA TABLE ADDRESS PORT REGISTER				
7-0	GAMMA_RAM-STARTING_ADDR	R/W	Gamma table address port.	00
0X2E3 – GAMMA TABLE DATA PORT REGISTER				
7-0	GAMMA_RAM_DATA[7:0]	R/W	Gamma table data port (lower bits)	00
0X2E4 – DITHER OPTION REGISTER				
7	Reserved	R/W	Reserved	-
6-4	DITHER_OPTION	R/W	Dither Option Code. "010" is recommended for 6:6:6 output	0
3	Reserved	R/W	Reserved	-
2-0	DITHER_FORMAT	R/W	Dither Output Format Selection. "001" is recommended for 6:6:6 output	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
DITHER OUTPUT SELECTION AND CALCULATIONS				
DITHER OUTPUT FORMAT SELECTION	FLAT PANEL RGB BIT FORMAT OUTPUT		DITHER OPTION CODE	INPUT LSBS USED IN DITHER CALCULATION
000	8:8:8		XXX	n/A
001			001	(1)(1)(1)
			010	(1, 0)(1, 0)
010	5:6:5		001	(2)(1)(2)
			010	(2, 1)(1, 0)(2, 1)
			011	(2, 1, 0)(1, 0)(2, 1, 0)
011	5:5:5		001	(2)(2)(2)
			010	(2, 1)(2, 1)(2, 1)
			011	(2, 1, 0)(2, 1, 0)(2, 1)
100	4:4:4		001	(3)(3)(3)
			010	(3, 2)(3, 2)(3, 2)
			011	(3, 2, 1)(3, 2, 1)(3, 2, 1)
			100	(3, 2, 1, 0)(3, 2, 1, 0) (3, 2, 1, 0)
101	3:3:3		001	(4)(4)(4)
			010	(4, 3)(4, 3)(4, 3)
			011	(4, 3, 2)(4, 3, 2)(4, 3, 2)
			100	(4, 3, 2, 1)(4, 3, 2, 1) (4, 3, 2, 1)
110	3:3:2		001	(4)(4)(5)
			010	(4, 3)(4, 3)(5, 4)
			011	(4, 3, 2)(4, 3, 2)(5, 4, 3)
			100	(4, 3, 2, 1)(4, 3, 2, 1) (5, 4, 3, 2)

0X2F0 – RGB LEVEL READOUT REGISTER

7-0 RDPOS_X	R/W	Color level readout position X [7:0] (LSB)	00
-------------	-----	--	----

0X2F1 – RGB LEVEL READOUT REGISTER

7-0 RDPOS_Y	R/W	Color level readout position Y [7:0] (LSB)	00
-------------	-----	--	----

0X2F2 – RGB LEVEL READOUT REGISTER

7 Reserved	R/W	Reserved	-
6-4 RDPOS_Y[10:8]	R/W	Color level readout position Y [10:8] (MSB)	0
3-0 RDPOS_X[11:8]	R/W	Color level readout position X [11:8] (MSB)	0

0X2F3 – RGB LEVEL READOUT REGISTER

7-0 RDVALUE_R	R	Red level	-
---------------	---	-----------	---

0X2F4 – RGB LEVEL READOUT REGISTER

7-0 RDVALUE_G	R	Green level	-
---------------	---	-------------	---

0X2F5 – RGB LEVEL READOUT REGISTER

7-0 RDVALUE_B	R	Blue level	-
---------------	---	------------	---

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X2F8 – 8-BIT PANEL INTERFACE REGISTER				
7	Reserved	R/W	Reserved	-
6	RGB_ORDER	R/W	0 = R->G->B order 1 = B->G->R order	0
5	AVRG_EN	R/W	0 = No Averaging 1 = Averaging on every other line enable	0
4	AVRG_POL	R/W	0 = Averaging on odd line 1 = Averaging on even line	0
3-2	COL_ODD	R/W	Start color for odd line 0 = R 1 = B 2 = G 3 = X	0
1-0	COL_EVEN	R/W	Start color for even line 0 = R 1 = B 2 = G 3 = X	0
0X2F9 – 8-BIT PANEL INTERFACE REGISTER				
7	DELTA_TYPE	R/W	Type selection of 8-bit interface for averaging, 1: Serial RGB, 0: Delta RGB	1
6	REV_EN	R/W	1: REV output (toggles when more than 9 bits of RGB data have transition) activated	0
5-2	Reserved	R/W	Reserved	-
1	DMMY_EN	R/W	Serial RGB mode, 1: S-RGB with Dummy, 0: S-RGB without Dummy	0
0	DMMY_POS	R/W	Serial RGB Dummy byte position, 1: Dummy comes first, 0: Dummy comes last	0
FOSD				
0X300 – FONT OSD CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4	W16EN	R/W	1 = Character width = 16 pixels 0 = Character width = 12 pixels	0
3	Reserved	R/W	Reserved	-
2	MIREN	R/W	1 = Enable FONT Mirror	0
1	FONT_SWITCH	R/W	1 = Bypass FONT RAM FIFO	0
0	OSD_SWITCH	R/W	1 = Bypass OSD RAM FIFO	0
0X301 – STATUS REGISTER				
7-1	Reserved	R/W	Reserved	-
0	STATUS	R	OSD Window Active Status	-
0X302 – TEST REGISTER				
7-6	Reserved	R/W	Reserved	-
5-4	DBGWIN	R/W	OSD Debug Window Selection	0
3-0	DBG	R/W	OSD Debug Signal Selection	6
0X303 – FONT OSD CONTROL REGISTER				
7-0	OSD DE Delay	R/W	OSD DE Delay from H-SYNC	06

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X304 – FONT OSD CONTROL REGISTER				
7	BLINK	R/W	1 = Character Blinking effect enable	0
6	Reserved	R/W	Reserved	-
5	UP256	R/W	1 = Upper 256 characters 0 = Lower 256 characters	0
4	BSEN	R/W	1 = Character Bordering/Shadowing effect enable.	0
3-2	AUTO	R/W	OSD RAM Auto Increase of Write Address Mode Selection. 0 = Normal mode 1 = Font Data or Attribute Address auto mode 3 = Font Data auto mode (Previous Attribute data automatic write)	0
1	CLEAR	R/W	OSD RAM Auto Clear Mode	0
0	FR_RAC_SEL	R/W	Font/OSD RAM Serial Bus Access 0 = OSD RAM 1 = Font RAM access	0
0X305 – FONT OSD CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5	FBITEXT	R/W	1 = Enable character horizontal extension.	0
4	RD_SEL	R/W	Register 097h, 098h Read mode selection. 0 = Normal display 1 = QVGA display	0
3	MADD4[8]	R/W	Programmable SRAM address start position High 1-bit for 4-bit Multi-color fonts.	0
2	MADD3[8]	R/W	Programmable SRAM address start position High 1-bit for 3-bit Multi-color fonts.	0
1	MADD2[8]	R/W	Programmable SRAM address start position High 1-bit for 2-bit Multi-color fonts.	0
0	I2COSDRAD[8]	R/W	OSD RAM Address High 1-bit (total 9 bits).	0
0X306 – OSD RAM ADDRESS REGISTER				
7-0	I2COSDRAD	R/W	OSD RAM Address Low 8-bit (word address for single byte access).	00
0X307 – OSD RAM DATA PORT HI REGISTER				
7-0	FDATA	R/W	OSD RAM Data Port Hi (Font Data).	-
0X308 – OSD RAM DATA PORT LO REGISTER				
7-0	FATTRIBUTE	R/W	OSD RAM Data Port Lo (Font Attribute).	-
0X309 – FONT RAM ADDRESS REGISTER				
7-0	I2CFONTRAD	R/W	Serial Bus Font RAM Address.	00
0X30A – FONT RAM DATA PORT				
7-0	I2CFONTDAT	R/W	Serial Bus Font RAM Data Port.	-
0X30B – MULTI-COLOR FONT START POSITION REGISTER				
7-0	MADD2	R/W	Programmable SRAM address start position for 2-bit Multi-color fonts.	31
0X30C – FONT OSD CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6	OSDON	R/W	OSD ON/OFF Enable Control 0 = OSD ON 1 = OSD OFF	0
5-0	TABLE_WSEL	R/W	Character color look-up table write address select.	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X30D – CHARACTER COLOR LOOK-UP TABLE DATA PORT HIGH BYTE REGISTER				
7-0	TABLE_CON_H	R/W	Character color look-up table data port high byte.	00
0X30E – CHARACTER COLOR LOOK-UP TABLE DATA PORT LOW BYTE REGISTER				
7-0	TABLE_CON_L	R/W	Character color look-up table data port low byte.	00
0X310 – OSD WINDOW1 CONTROL REGISTER				
7	WIN1EN	R/W	OSD Window #n Enable	0
6	WIN1MCOLOR	R/W	1 = OSD Window #n multicolor font enable.	0
5	WIN1CVEXT	R/W	1 = Character vertical extension enable.	0
4	Reserved	R/W	Reserved	-
3-2	XWIN1ZOOM	R/W	OSD Window #n Horizontal Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
1-0	YWIN1ZOOM	R/W	OSD Window #n Vertical Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
0X311 – OSD WINDOW1 CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	WIN1ALPHA	R/W	OSD Window #n alpha blending amount.	0
0X312 – OSD WINDOW1 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN1HSTR	R/W	OSD Window #n H-Start Location High 3 bits (total 11 bits).	0
3-2	Reserved	R/W	Reserved	-
1-0	WIN1VSTR	R/W	OSD Window #n V-Start Location High 2 bits (total 10 bits).	0
0X313 – OSD WINDOW1 CONTROL REGISTER				
7-0	WIN1HSTR	R/W	OSD Window #n H-Start Location Low 8-bit (1 pixels per step).	00
0X314 – OSD WINDOW1 CONTROL REGISTER				
7-0	WIN1VSTR	R/W	OSD Window #n V-Start Location Low 8-bit (1 scan lines per step).	00
0X315 – OSD WINDOW1 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN1HEIGHT	R/W	OSD Window #n V-Height (1 Character height per step).	00
0X316 – OSD WINDOW1 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN1WIDTH	R/W	OSD Window #n H-Width (1 Character width per step).	00
0X317 – OSD WINDOW1 CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4	WIN1REGSTA	R/W	OSD Display RAM starting address High 1-bit (total 9 bits) of OSD Window #n.	0
3-0	WIN1BC	R/W	OSD Window #n Border Color control.	0
0X318 – OSD WINDOW1 CONTROL REGISTER				
7	WIN1BCEN	R/W	OSD Window #n Border Line Enable.	0
6-5	Reserved	R/W	Reserved	-
4-0	WIN1BCWID	R/W	OSD Window #n Border Line Width (1 pixel or scan line per step).	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X319 – OSD WINDOW1 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN1HBWID	R/W	OSD Window #n H-Space Width (1 pixel per step).	00
0X31A – OSD WINDOW1 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN1VBWID	R/W	OSD Window #n V-Space Width (1 scan line per step).	00
0X31B – OSD WINDOW1 CONTROL REGISTER				
7	WIN1BEN	R/W	OSD Window #n 3-D effect enable.	0
6	WIN1TEN	R/W	OSD Window #n 3-D effect top/bottom toggle.	0
5	WIN1EFF	R/W	OSD Window #n 3-D effect Level Control.	0
4	WIN1BSEL	R/W	Character Border/Shadow selection. 1: Shadow 0: Border	0
3-0	WIN1SC	R/W	OSD Window #n shadow color control.	0
0X31C – OSD WINDOW1 CONTROL REGISTER				
7	WIN1SCEN	R/W	OSD Window #n shadow enable.	0
6	WIN1CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step) MSB bit.	0
5	WIN1CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step) MSB bit.	0
4-0	WIN1SCWID	R/W	OSD Window #n shadow width.	0
0X31D – OSD WINDOW1 CONTROL REGISTER				
7-4	WIN1CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step)	0
3-0	WIN1CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step).	0
0X31E – OSD WINDOW1 CONTROL REGISTER				
7-4	WIN1BGC	R/W	OSD Window #n H/V Border Color control	0
3-0	WIN1BSC	R/W	OSD Window #n character border/shadow color Control	0
0X31F – OSD WINDOW1 CONTROL REGISTER				
7-0	WIN1REGSTA	R/W	OSD Display RAM starting address Low 8-bit of OSD Window #n.	00
0X320 – OSD WINDOW2 CONTROL REGISTER				
7	WIN2EN	R/W	OSD Window #n Enable	0
6	WIN2MCOLOR	R/W	1: OSD Window #n multicolor font enable.	0
5	WIN2CVEXT	R/W	1: Character vertical extension enable.	0
4	Reserved	R/W	Reserved	-
3-2	XWIN2ZOOM	R/W	OSD Window #n Horizontal Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
1-0	YWIN2ZOOM	R/W	OSD Window #n Vertical Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
0X321 – OSD WINDOW2 CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	WIN2ALPHA	R/W	OSD Window #n alpha blending amount.	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X322 – OSD WINDOW2 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN2HSTR	R/W	OSD Window #n H-Start Location High 3 bits (total 11 bits).	0
3-2	Reserved	R/W	Reserved	-
1-0	WIN2VSTR	R/W	OSD Window #n V-Start Location High 2 bits (total 10 bits).	0
0X323 – OSD WINDOW2 CONTROL REGISTER				
7-0	WIN2HSTR	R/W	OSD Window #n H-Start Location Low 8-bit (1 pixels per step).	00
0X324 – OSD WINDOW2 CONTROL REGISTER				
7-0	WIN2VSTR	R/W	OSD Window #n V-Start Location Low 8-bit (1 scan lines per step).	00
0X325 – OSD WINDOW2 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN2HEIGHT	R/W	OSD Window #n V-Height (1 Character height per step).	00
0X326 – OSD WINDOW2 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN2WIDTH	R/W	OSD Window #n H-Width (1 Character width per step).	00
0X327 – OSD WINDOW2 CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4	WIN2REGSTA	R/W	OSD Display RAM starting address High 1-bit (total 9 bits) of OSD Window #n.	0
3-0	WIN2BC	R/W	OSD Window #n Border Color control.	0
0X328 – OSD WINDOW2 CONTROL REGISTER				
7	WIN2BCEN	R/W	OSD Window #n Border Line Enable.	0
6-5	Reserved	R/W	Reserved	-
4-0	WIN2BCWID	R/W	OSD Window #n Border Line Width (1 pixel or scan line per step).	00
0X329 – OSD WINDOW2 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN2HBWID	R/W	OSD Window #n H-Space Width (1 pixel per step).	00
0X32A – OSD WINDOW2 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN2VBWID	R/W	OSD Window #n V-Space Width (1 scan line per step).	00
0X32B – OSD WINDOW2 CONTROL REGISTER				
7	WIN2BEN	R/W	OSD Window #n 3-D effect enable.	0
6	WIN2TEN	R/W	OSD Window #n 3-D effect top/bottom toggle.	0
5	WIN2EFF	R/W	OSD Window #n 3-D effect Level Control.	0
4	WIN2BSEL	R/W	Character Border/Shadow selection 1 = Shadow 0 = Border	0
3-0	WIN2SC	R/W	OSD Window #n shadow color control.	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X32C – OSD WINDOW2 CONTROL REGISTER				
7	WIN2SCEN	R/W	OSD Window #n shadow enable.	0
6	WIN2CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step) MSB bit.	0
5	WIN2CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step) MSB bit.	0
4-0	WIN2SCWID	R/W	OSD Window #n shadow width.	00
0X32D – OSD WINDOW2 CONTROL REGISTER				
7-4	WIN2CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step)	0
3-0	WIN2CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step).	0
0X32E – OSD WINDOW2 CONTROL REGISTER				
7-4	WIN2BGC	R/W	OSD Window #n H/V Border Color control	0
3-0	WIN2BSC	R/W	OSD Window #n character border/shadow color Control	0
0X32F – OSD WINDOW2 CONTROL REGISTER				
7-0	WIN2REGSTA	R/W	OSD Display RAM starting address Low 8-bit of OSD Window #n.	00
0X330 – OSD WINDOW3 CONTROL REGISTER				
7	WIN3EN	R/W	OSD Window #n Enable	0
6	WIN3MCOLOR	R/W	1 = OSD Window #n multicolor font enable.	0
5	WIN3CVEXT	R/W	1 = Character vertical extension enable.	0
4	Reserved	R/W	Reserved	-
3-2	XWIN3ZOOM	R/W	OSD Window #n Horizontal Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
1-0	YWIN3ZOOM	R/W	OSD Window #n Vertical Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
0X331 – OSD WINDOW3 CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	WIN3ALPHA	R/W	OSD Window #n alpha blending amount.	0
0X332 – OSD WINDOW3 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN3HSTR	R/W	OSD Window #n H-Start Location High 3 bits (total 11 bits).	0
3-2	Reserved	R/W	Reserved	-
1-0	WIN3VSTR	R/W	OSD Window #n V-Start Location High 2 bits (total 10 bits).	0
0X333 – OSD WINDOW3 CONTROL REGISTER				
7-0	WIN3HSTR	R/W	OSD Window #n H-Start Location Low 8-bit (1 pixels per step).	00
0X334 – OSD WINDOW3 CONTROL REGISTER				
7-0	WIN3VSTR	R/W	OSD Window #n V-Start Location Low 8-bit (1 scan lines per step).	00
0X335 – OSD WINDOW3 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN3HEIGHT	R/W	OSD Window #n V-Height (1 Character height per step).	00
0X336 – OSD WINDOW3 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN3WIDTH	R/W	OSD Window #n H-Width (1 Character width per step).	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X337 – OSD WINDOW3 CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4	WIN3REGSTA	R/W	OSD Display RAM starting address High 1-bit (total 9 bits) of OSD Window #n.	0
3-0	WIN3BC	R/W	OSD Window #n Border Color control.	0
0X338 – OSD WINDOW3 CONTROL REGISTER				
7	WIN3BCEN	R/W	OSD Window #n Border Line Enable.	0
6-5	Reserved	R/W	Reserved	-
4-0	WIN3BCWID	R/W	OSD Window #n Border Line Width (1 pixel or scan line per step).	00
0X339 – OSD WINDOW3 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN3HBWID	R/W	OSD Window #n H-Space Width (1 pixel per step).	00
0X33A – OSD WINDOW3 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN3VBWID	R/W	OSD Window #n V-Space Width (1 scan line per step).	00
0X33B – OSD WINDOW3 CONTROL REGISTER				
7	WIN3BEN	R/W	OSD Window #n 3-D effect enable.	0
6	WIN3TEN	R/W	OSD Window #n 3-D effect top/bottom toggle.	0
5	WIN3EFF	R/W	OSD Window #n 3-D effect Level Control.	0
4	WIN3BSEL	R/W	Character Border/Shadow selection. 1 = Shadow 0 = Border	0
3-0	WIN3SC	R/W	OSD Window #n shadow color control.	0
0X33C – OSD WINDOW3 CONTROL REGISTER				
7	WIN3SCEN	R/W	OSD Window #n shadow enable.	0
6	WIN3CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step) MSB bit.	0
5	WIN3CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step) MSB bit.	0
4-0	WIN3SCWID	R/W	OSD Window #n shadow width.	00
0X33D – OSD WINDOW3 CONTROL REGISTER				
7-4	WIN3CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step)	0
3-0	WIN3CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step).	0
0X33E – OSD WINDOW3 CONTROL REGISTER				
7-4	WIN3BGC	R/W	OSD Window #n H/V Border Color control	0
3-0	WIN3BSC	R/W	OSD Window #n character border/shadow color Control	0
0X33F – OSD WINDOW3 CONTROL REGISTER				
7-0	WIN3REGSTA	R/W	OSD Display RAM starting address Low 8-bit of OSD Window #n.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X340 – OSD WINDOW4 CONTROL REGISTER				
7	WIN4EN	R/W	OSD Window #n Enable	0
6	WIN4MCOLOR	R/W	1: OSD Window #n multicolor font enable.	0
5	WIN4CVEXT	R/W	1: Character vertical extension enable.	0
4	Reserved	R/W	Reserved	-
3-2	XWIN4ZOOM	R/W	OSD Window #n Horizontal Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
1-0	YWIN4ZOOM	R/W	OSD Window #n Vertical Zoom 0 = No zoom 1 = x2 2 = x3 3 = x4	0
0X341 – OSD WINDOW4 CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	WIN4ALPHA	R/W	OSD Window #n alpha blending amount.	0
0X342 – OSD WINDOW4 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN4HSTR	R/W	OSD Window #n H-Start Location High 3 bits (total 11 bits).	0
3-2	Reserved	R/W	Reserved	-
1-0	WIN4VSTR	R/W	OSD Window #n V-Start Location High 2 bits (total 10 bits).	0
0X343 – OSD WINDOW4 CONTROL REGISTER				
7-0	WIN4HSTR	R/W	OSD Window #n H-Start Location Low 8-bit (1 pixels per step).	00
0X344 – OSD WINDOW4 CONTROL REGISTER				
7-0	WIN4VSTR	R/W	OSD Window #n V-Start Location Low 8-bit (1 scan lines per step).	00
0X345 – OSD WINDOW4 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN4HEIGHT	R/W	OSD Window #n V-Height (1 Character height per step).	00
0X346 – OSD WINDOW4 CONTROL REGISTER				
7-6	Reserved	R/W	Reserved	-
5-0	WIN4WIDTH	R/W	OSD Window #n H-Width (1 Character width per step).	00
0X347 – OSD WINDOW4 CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4	WIN4REGSTA	R/W	OSD Display RAM starting address High 1-bit (total 9 bits) of OSD Window #n.	0
3-0	WIN4BC	R/W	OSD Window #n Border Color control.	0
0X348 – OSD WINDOW4 CONTROL REGISTER				
7	WIN4BCEN	R/W	OSD Window #n Border Line Enable.	0
6-5	Reserved	R/W	Reserved	-
4-0	WIN4BCWID	R/W	OSD Window #n Border Line Width (1 pixel or scan line per step).	00
0X349 – OSD WINDOW4 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN4HBWID	R/W	OSD Window #n H-Space Width (1 pixel per step).	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X34A – OSD WINDOW4 CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN4VBWID	R/W	OSD Window #n V-Space Width (1 scan line per step).	00
0X34B – OSD WINDOW4 CONTROL REGISTER				
7	WIN4BEN	R/W	OSD Window #n 3-D effect enable.	0
6	WIN4TEN	R/W	OSD Window #n 3-D effect top/bottom toggle.	0
5	WIN4EFF	R/W	OSD Window #n 3-D effect Level Control.	0
4	WIN4BSEL	R/W	Character Border/Shadow selection. 1 = Shadow 0 = Border	0
3-0	WIN4SC	R/W	OSD Window #n shadow color control.	0
0X34C – OSD WINDOW4 CONTROL REGISTER				
7	WIN4SCEN	R/W	OSD Window #n shadow enable.	0
6	WIN4CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step) MSB bit.	0
5	WIN4CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step) MSB bit.	0
4-0	WIN4SCWID	R/W	OSD Window #n shadow width.	0
0X34D – OSD WINDOW4 CONTROL REGISTER				
7-4	WIN4CHSPC	R/W	Character H-Space inside Window #n (1 pixel per step)	0
3-0	WIN4CVSPC	R/W	Character V-Space inside Window #n (1 scan line per step).	0
0X34E – OSD WINDOW4 CONTROL REGISTER				
7-4	WIN4BGC	R/W	OSD Window #n H/V Border Color control	0
3-0	WIN4BSC	R/W	OSD Window #n character border/shadow color Control	0
0X34F – OSD WINDOW4 CONTROL REGISTER				
7-0	WIN4REGSTA	R/W	OSD Display RAM starting address Low 8-bit of OSD Window #n.	00
0X350 – FONT OSD CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	CHEIGHT	R/W	Font OSD Character Height	12
0X351 – FONT OSD CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6-0	MUL_CON	R/W	Sub-Font Total Count	1B
0X352 – FONT OSD CONTROL REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	ALPHA_SEL	R/W	Window alpha blending color selection.	00
0X353 – MULTI-COLOR FONT START POSITION REGISTER				
7-0	MADD3	R/W	Programmable SRAM address start position for 3-bit Multi-color fonts.	71
0X354 – MULTI-COLOR FONT START POSITION REGISTER				
7-0	MADD4	R/W	Programmable SRAM address start position for 4-bit Multi-color fonts.	B1

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
SPI OSD				
0X400 – SPIOSD CONTROL REGISTER				
7-6	BLTSEL	R/W	Blink timer interval selection 0 = 33 frames 1 = 16 frames 2 = 8 frames 3 = 4 frames	0
5-3	Reserved	R/W	Reserved	-
2	OSDALL	R/W	SPIOSD overall enable/disable 0 = Disable SPI OSD operation	0
1	MIXODR	R/W	SPIOSD and video mixing order 0 = Video and SPIOSD first, then mixed with Font OSD 1 = Video and Font OSD first, then mixed with SPIOSD	0
0	OSDRST	R/W	Soft reset for SPIOSD section	0
0X404 ~ 0X406 – SPIOSD RLC REGISTER				
0X404 – SPIOSD RLC CONTROL				
7-2	Reserved	R/W	Reserved	-
1	RLC_RESET	R/W	RLC reset 0 = Normal 1 = Reset	0
0	Reserved	R/W	Reserved	-
0X405 – SPIOSD RLC CONFIGURATION				
7-4	RLC_DCNT	R/W	RLC data bit width. 4 = 4-bit, 6 = 6-bit Others = 8-bit	0
3-0	RLC_CCNT	R/W	RLC counter bit width 4 = 4-bit 5 = 5-bit 6 = 6-bit,14 = 14-bit 15 = 15-bit Others = 16 bit	0
0X406 – SPIOSD RLC WINDOW SELECT				
7-4	Reserved	R/W	Reserved	-
3-0	RLC_WIN	R/W	RLC data can only be applied to one of the eight SPIOSD simple windows (window 1 ~ window 8). The “BFMx_HL” (buffer horizontal length) of the selected window needs to be programmed the same value as the “WINx_HL” (window horizontal length). 0 = Function disable 1 ~ 8 = valid selection Others = N/A	0
0X40E ~ 0X40F – SPIOSD TIME ADJUST REGISTER				
0X40E TIME ADJUST HIGH BYTE				
7-4	Reserved	R/W	Reserved	-
3-0	TIMADJ_HB	R/W	Adjust SPIOSD data read timing, high byte.	0
0X40F TIME ADJUST LOW BYTE				
7-0	TIMADJ_LB	R/W	Adjust SPIOSD data read timing, low byte.	45

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X410 – 8-BIT SPIOSD LOOK-UP TABLE ACCESS CONTROL REGISTER				
7	LUTWE	R/W	This bit enable look-up table write access for MCU or DMA 1 = Enable Look-up table write access	0
6-5	LUTINC_SEL	R/W	LUT pointer increment selection: 0 = No increment 1 = Byte pointer increments by 1 after each LUT data port write; when it reaches "11b", the byte pointer wraps around and the address pointer increments by 1 2 = Address pointer increments by 1 after each LUT data port write; when it reaches "1FFh", the address pointer wraps around and the byte pointer increments by 1 Note: For DMA write access, there are only two valid selection, "01b" or "10b".	0
4	Reserved	R/W	Reserved	-
3	LUTADDR_H	R/W	MSB of the address pointer to one of the 512 entries of the LUT (see 0x411 description).	0
2	Reserved	R/W	Reserved	-
1-0	LUTBYT	R/W	Byte pointer for the LUT access. Read reflects the current byte pointer value. If DMA is used to read from SPI Flash and write to LUT, the initial byte pointer is specified by 0x410[1:0] with 0x410[6:5] = 01b.	0
0X411 – 8 BIT SPIOSD LOOK-UP TABLE ADDRESS [7:0] REGISTER				
7-0	LUTADDR	R/W	Address pointer (lower 8 bits) to one of the 512 entries of the LUT. Read reflects the current address pointer value. If DMA is used to read from SPI Flash and write to LUT, the initial address is specified by 0x410[3]#0x411[7:0].	00
0X412 – 8 BIT SPIOSD LOOK-UP TABLE DATA PORT [7:0] REGISTER				
7-0	LUTDATA	R/W	Write data to the look-up table pointed by the Address and Byte pointers Read returns the data pointed by the Address and Byte pointers. Two reads are required to get the correct data. Read does not advance either the Address pointer or Byte pointer. This register is not used for DMA write LUT.	00
0X420 – SPIOSD WINDOW 0 ENABLE REGISTER				
7-6	WIN0_PIXLW	R/W	Window 0 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN0_PERPIX	R/W	SPIOSD window 0 alpha blending selection 0 = Global window 0 alpha 1 = Per pixel alpha	0
4	WIN0_ALPHA_ENA	R/W	SPIOSD window 0 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN0_FCE	R/W	SPIOSD window 0 fill color enable	0
1	WIN0_HP	R/W	SPIOSD window 0 priority 1 = Highest 0 = Lowest	0
0	WIN0_ENA	R/W	SPIOSD window 0 = Enable	0
0X421 ~ 0X423 – SPIOSD WINDOW 0 HORIZONTAL/VERTICAL START REGISTERS				
0X421 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN0_VS_HB	R/W	SPIOSD window 0 Vertical start (offset from the LCD display top first line), High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN0_HS_HB	R/W	SPIOSD window 0 horizontal start (offset from the LCD display first left pixel), High byte	0
0X422 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN0_HS_LB	R/W	SPIOSD window 0 horizontal start (offset from the LCD display first left pixel) Low byte	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X423 – VERTICAL LOW BYTE REGISTER				
7-0	WIN0_VS_LB	R/W	SPIOSD window 0 Vertical start (offset from the LCD display top first line) Low byte	00
0X424~0X426 – SPIOSD WINDOW 0 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X424 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7-4	WIN0_VL_HB	R/W	SPIOSD window 0 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN0_HL_HB	R/W	SPIOSD window 0 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X425 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN0_HL_LB	R/W	SPIOSD window 0 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00
0X426 – VERTICAL LOW BYTE REGISTER				
7-0	WIN0_VL_LB	R/W	SPIOSD window 0 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X427 – 0X429 SPIOSD WINDOW 0 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTER				
0X427 – HIGH BYTE REGISTER				
7-0	BFM0_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 0; one byte per increment.	00
0X428 – MID BYTE REGISTER				
7-0	BFM0_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 0.	00
0X429 – LOW BYTE REGISTER				
7-0	BFM0_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 0.	00
0X42A~0X42C – SPIOSD WINDOW 0 BUFFER HORIZONTAL/VERTICAL LENGTH [11:0] REGISTERS				
0X42A – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7-4	BFM0_VL_HB	R/W	Define the Window 0 buffer vertical length per frame, one line per increment; max length 2048 lines)	0
3-0	BFM0_HL_HB	R/W	Define the Window 0 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X42B – HORIZONTAL LOW BYTE REGISTER				
7-0	BFM0_HL_LB	R/W	(See description above)	00
0X42C – VERTICAL LOW BYTE REGISTER				
7-0	BFM0_VL_LB	R/W	(See description above)	00
0X42D~0X42F – SPIOSD WINDOW 0 IMAGE HORIZONTAL/VERTICAL START REGISTERS				
0X42D – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WFMO_VS_HB	R/W	Define the vertical offset of the SPIOSD Window 0 image from the buffer starting location; one line per increment.	0
3	Reserved	R/W	Reserved	-
2-0	WFMO_HS_HB	R/W	Define the horizontal offset of the SPIOSD Window 0 image from the buffer starting location; one pixel per increment.	0
0X42E – LOW BYTE REGISTER				
7-0	WFMO_HS_LB	R/W	(See description above)	00
0X42F – LOW BYTE REGISTER				
7-0	WFMO_VS_LB	R/W	(See description above)	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X430 – SPIOSD WINDOW 0 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN0_ALPHA	R/W	SPIOSD window 0 global alpha blending value Min: 0x00 Max SPIOSD window 0 shown after blending Max: 0x7F No SPIOSD window 0 shown after blending	00
0X431 – SPIOSD WINDOW 0 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN0_TBLOFST	R/W	SPIOSD window 0 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	00
0X432~0X435 – SPIOSD WINDOW 0 LOOP CONTROL REGISTERS				
0X432 – LOOPING HORIZONTAL FRAME NUMBER REGISTER				
7-0	WIN0_LPHNUM	R/W	Number of SPIOSD frames horizontally in memory for the window 0 loop display The display starts from number 0. Upon reaching the number specified by this register, it returns to number 0. 0 = One frame 1 = Two frames FF = 256 frames	00
0X433 – LOOPING VERTICAL FRAME NUMBER REGISTER				
7-0	WIN0_LPNUM	R/W	Number of SPIOSD frames vertically in memory for the window 0 loop display The display starts from number 0. Upon finishing the last horizontal frame, the number increments by 1. 0 = One frame 1 = Two frames FF = 256 frames	00
0X434 – FRAME DURATION REGISTER				
7-0	WIN0_FD	R/W	Duration time of each frame (in unit of VSYNC) 0 = Infinite 1 = One VSYNC period FF = 255 VSYNC periods	00
0X435 – SPIOSD WINDOW 0 LOOP ENABLE REGISTER				
7-6	WINOLP	R/W	Enable Window 0 loop back 0 = No looping; displays one time of the loop and then disappears 1 = No looping; displays one time of the loop and then stays at the last frame 2 = Enable looping 3 = Shows the frame pointed by 0x431 and 0x432	0
5-0	Reserved	R/W	Reserved	-
0X436 – SPIOSD WINDOW 0 FILL COLOR REGISTER				
7-0	WIN0_FCOLOR	R/W	SPIOSD window 0 fill color register. The upper 4 bits is added to the “Window 0 LUT Pointer Offset Register”. The resultant 9-bit pointer points to the 512x32 LUT.	00
0X440 – SPIOSD WINDOW 1 ENABLE REGISTER				
7-6	WIN1_PIXLW	R/W	Window 1 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN1_PERPIX	R/W	SPIOSD window 1 alpha blending selection 0 = Global window 1 alpha 1 = Per pixel alpha	0
4	WIN1_ALPHA_ENA	R/W	SPIOSD window 1 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN1_FCE	R/W	SPIOSD window 1 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN1_ENA	R/W	SPIOSD window 1 enable; lowest priority for window 1 ~ window 8	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X441~ 0X443 – SPIOSD WINDOW 1 HORIZONTAL/VERTICAL START REGISTERS				
0X441 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN1_VS_HB	R/W	SPIOSD window 1 Vertical start (offset from the LCD display top first line) High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN1_HS_HB	R/W	SPIOSD window 1 horizontal start (offset from the LCD display first left pixel) High byte	0
0X442 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN1_HS_LB	R/W	SPIOSD window 1 horizontal start (offset from the LCD display first left pixel) Low byte	00
0X443 – VERTICAL LOW BYTE REGISTER				
7-0	WIN1_VS_LB	R/W	SPIOSD window 1 Vertical start (offset from the LCD display top first line) Low byte	00
0X444~0X446 – SPIOSD WINDOW 1 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X444 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7-4	WIN1_VL_HB	R/W	SPIOSD window 1 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN1_HL_HB	R/W	SPIOSD window 1 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X445 – HORIZONTAL LOW BYTE REGISTER				
0X446 – VERTICAL LOW BYTE REGISTER				
7-0	WIN1_VL_LB	R/W	SPIOSD window 1 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X447~0X44A – SPIOSD WINDOW 1 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X447 – HIGH BYTE REGISTER				
7-0	BFM1_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 1; one byte per increment	00
0X448 – MID BYTE REGISTER				
7-0	BFM1_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 1	00
0X449 – LOW BYTE REGISTER				
7-0	BFM1_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 1	00
0X44A – LOW BYTE BIT REGISTER				
7-6	BFM1_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 1. specifies one of the four even bit addresses in a byte.	0
0X44A~0X44B – SPIOSD WINDOW 1 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X44A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM1_HL_HB	R/W	Define the Window 1 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X44B – LOW BYTE REGISTER				
7-0	BFM1_HL_LB	R/W	(See description above)	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X44C – SPIOSD WINDOW 1 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN1_ALPHA	R/W	SPIOSD window 1 global alpha blending value Min: 0x00 Max SPIOSD window 1 shown after blending Max: 0x7F No SPIOSD window 1 shown after blending	00
0X44D – SPIOSD WINDOW 1 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN1_TBLOFST	R/W	SPIOSD window 1 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	00
0X44E – SPIOSD WINDOW 1 FILL COLOR REGISTER				
7-0	WIN1_FCOLOR	R/W	SPIOSD window 1 fill color register. The upper 4 bits is added to the “Window 1 LUT Pointer Offset Register”. The resultant 9-bit pointer points to the 512x32 LUT.	00
0X450 – SPIOSD WINDOW 2 ENABLE REGISTER				
7-6	WIN2_PIXLW	R/W	Window 2 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN2_PERPIX	R/W	SPIOSD window 2 alpha blending selection 0 = Global window 2 alpha 1 = Per pixel alpha	0
4	WIN2_ALPHA_ENA	R/W	SPIOSD window 2 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN2_FCE	R/W	SPIOSD window 2 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN2_ENA	R/W	SPIOSD window 2 enable	0
0X451~0X453 – SPIOSD WINDOW 2 HORIZONTAL/VERTICAL START REGISTERS				
0X451 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN2_VS_HB	R/W	SPIOSD window 2 Vertical start (offset from the LCD display top first line) High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN2_HS_HB	R/W	SPIOSD window 2 horizontal start (offset from the LCD display first left pixel) High byte	0
0X452 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN2_HS_LB	R/W	SPIOSD window 2 horizontal start (offset from the LCD display first left pixel) Low byte.	00
0X453 – VERTICAL LOW BYTE REGISTER				
7-0	WIN2_VS_LB	R/W	SPIOSD window 2 Vertical start (offset from the LCD display top first line) Low byte.	00
0X454~0X456 – SPIOSD WINDOW 2 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X454 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN2_VL_HB	R/W	SPIOSD window 2 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN2_HL_HB	R/W	SPIOSD window 2 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X455 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN2_HL_LB	R/W	SPIOSD window 2 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X456 – VERTICAL LOW BYTE REGISTER				
7-0	WIN2_VL_LB	R/W	SPIOSD window 2 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X457~0X45A – SPIOSD WINDOW 2 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X457 – HIGH BYTE REGISTER				
7-0	BFM2_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 2; one byte per increment.	00
0X458 – MID BYTE REGISTER				
7-0	BFM2_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 2.	00
0X459 – LOW BYTE REGISTER				
7-0	BFM2_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 2.	00
0X45A – LOW BYTE REGISTER				
7-6	BFM2_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 2. specifies one of the four even bit addresses in a byte.	0
0X45A~0X45B – SPIOSD WINDOW 2 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X45A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM2_HL_HB	R/W	Define the Window 2 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X45B – LOW BYTE REGISTER				
7-0	BFM2_HL_LB	R/W	(See description above)	00
0X45C – SPIOSD WINDOW 2 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN2_ALPHA	R/W	SPIOSD window 2 global alpha blending value Min: 0x00 Max SPIOSD window 2 shown after blending Max: 0x7F No SPIOSD window 2 shown after blending	00
0X45D – SPIOSD WINDOW 2 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN2_TBLOFST	R/W	SPIOSD window 2 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	0
0X45E – SPIOSD WINDOW 2 FILL COLOR REGISTER				
7-0	WIN2_FCOLOR	R/W	SPIOSD window 2 fill color register. The upper 4 bits is added to the "Window 2 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X460 – SPIOSD WINDOW 3 ENABLE REGISTER				
7-6	WIN3_PIXLW	R/W	Window 3 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN3_PERPIX	R/W	SPIOSD window 3 alpha blending selection 0 = Global window 3 alpha 1 = Per pixel alpha	0
4	WIN3_ALPHA_ENA	R/W	SPIOSD window 3 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN3_FCE	R/W	SPIOSD window 3 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN3_ENA	R/W	SPIOSD window 3 enable	0
0X461~ 0X463 – SPIOSD WINDOW 3 HORIZONTAL/VERTICAL START REGISTERS				
0X461 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN3_VS_HB	R/W	SPIOSD window 3 Vertical start (offset from the LCD display top first line) High byte.	0
3	Reserved	R/W	Reserved	-
2-0	WIN3_HS_HB	R/W	SPIOSD window 3 horizontal start (offset from the LCD display first left pixel) High byte.	0
0X462 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN3_HS_LB	R/W	SPIOSD window 3 horizontal start (offset from the LCD display first left pixel) Low byte.	00
0X463 – VERTICAL LOW BYTE REGISTER				
7-0	WIN3_VS_LB	R/W	SPIOSD window 3 Vertical start (offset from the LCD display top first line) Low byte.	00
0X464~0X466 – SPIOSD WINDOW 3 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X464 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN3_VL_HB	R/W	SPIOSD window 3 vertical Length High byte.(one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN3_HL_HB	R/W	SPIOSD window 3 horizontal Length High byte.(one pixel per increment, minimum is 1, maximum is 2048).	0
0X465 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN3_HL_LB	R/W	SPIOSD window 2 horizontal Length Low byte.(one pixel per increment, minimum is 1, maximum is 2048).	00
0X466 – VERTICAL LOW BYTE REGISTER				
7-0	WIN3_VL_LB	R/W	SPIOSD window 3 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X467~0X46A – SPIOSD WINDOW 3 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X467 – HIGH BYTE REGISTER				
7-0	BFM3_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 3; one byte per increment.	00
0X468 – MID BYTE REGISTER				
7-0	BFM3_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 3.	00
0X469 – LOW BYTE REGISTER				
7-0	BFM3_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 3.	00
0X46A – LOW BYTE BIT REGISTER				
7-6	BFM3_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 3. specifies one of the four even bit addresses in a byte.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X46A-0X46B – SPIOSD WINDOW 3 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X46A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM3_HL_HB	R/W	Define the Window 3 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X46B – LOW BYTE REGISTER				
7-0	BFM3_HL_LB	R/W	(See description above)	00
0X46C – SPIOSD WINDOW 3 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN3_ALPHA	R/W	SPIOSD window 3 global alpha blending value Min: 0x00 Max SPIOSD window 3 shown after blending Max: 0x7F No SPIOSD window 3 shown after blending	0
0X46D – SPIOSD WINDOW 3 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN3_TBLOFST	R/W	SPIOSD window 3 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits wide pixel is formed by filling 0's to the upper missing bits.	00
0X46E – SPIOSD WINDOW 3 FILL COLOR REGISTER				
7-0	WIN3_FCOLOR	R/W	SPIOSD window 3 fill color register. The upper 4 bits is added to the "Window 3 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00
0X470 – SPIOSD WINDOW 4 ENABLE REGISTER				
7-6	WIN4_PIXLW	R/W	Window 4 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN4_PERPIX	R/W	SPIOSD window 4 alpha blending selection 0 = Global window 4 alpha 1 = Per pixel alpha	0
4	WIN4_ALPHA_ENA	R/W	SPIOSD window 4 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN4_FCE	R/W	SPIOSD window 4 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN4_ENA	R/W	SPIOSD window 4 enable	0
0X471~ 0X473 – SPIOSD WINDOW 4 HORIZONTAL/VERTICAL START REGISTERS				
0X471 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN4_VS_HB	R/W	SPIOSD window 4 Vertical start (offset from the LCD display top first line) High byte.	0
3	Reserved	R/W	Reserved	-
2-0	WIN4_HS_HB	R/W	SPIOSD window 4 horizontal start (offset from the LCD display first left pixel) High byte.	0
0X472 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN4_HS_LB	R/W	SPIOSD window 4 horizontal start (offset from the LCD display first left pixel) Low byte.	00
0X473 – VERTICAL LOW BYTE REGISTER				
7-0	WIN4_VS_LB	R/W	SPIOSD window 4 Vertical start (offset from the LCD display top first line) Low byte.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X474~0X476 – SPIOSD WINDOW 4 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X474 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN4_VL_HB	R/W	SPIOSD window 4 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN4_HL_HB	R/W	SPIOSD window 4 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X475 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN4_HL_LB	R/W	SPIOSD window 4 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00
0X476 – VERTICAL LOW BYTE REGISTER				
7-0	WIN4_VL_LB	R/W	SPIOSD window 4 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X477~0X479 – SPIOSD WINDOW 4 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X477 – HIGH BYTE REGISTER				
7-0	BFM4_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 4; one byte per increment.	00
0X478 – MID BYTE REGISTER				
7-0	BFM4_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 4.	00
0X479 – LOW BYTE REGISTER				
7-0	BFM4_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 4.	00
0X47A~0X47B – SPIOSD WINDOW 4 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X47A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM4_HL_HB	R/W	Define the Window 4 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X47B – LOW BYTE REGISTER				
7-0	BFM4_HL_LB	R/W	(See description above)	00
0X47C – SPIOSD WINDOW 4 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN4_ALPHA	R/W	SPIOSD window 4 global alpha blending value Min: 0x00 Max SPIOSD window 4 shown after blending Max: 0x7F No SPIOSD window 4 shown after blending	00
0X47D – SPIOSD WINDOW 4 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN4_TBLOFST	R/W	SPIOSD window 4 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits wide pixel is formed by filling 0's to the upper missing bits.	00
0X47E – SPIOSD WINDOW 4 FILL COLOR REGISTER				
7-0	WIN4_FCOLOR	R/W	SPIOSD window 4 fill color register. The upper 4 bits is added to the "Window 4 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X480 – SPIOSD WINDOW 5 ENABLE REGISTER				
7-6	WIN5_PIXLW	R/W	Window 5 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN5_PERPIX	R/W	SPIOSD window 5 alpha blending selection 0 = Global window 5 alpha 1 = Per pixel alpha	0
4	WIN5_ALPHA_ENA	R/W	SPIOSD window 5 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN5_FCE	R/W	SPIOSD window 5 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN5_ENA	R/W	SPIOSD window 5 enable	0
0X481~0X483 – SPIOSD WINDOW 5 HORIZONTAL/VERTICAL START REGISTERS				
0X481 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN5_VS_HB	R/W	SPIOSD window 5 Vertical start (offset from the LCD display top first line) High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN5_HS_HB	R/W	SPIOSD window 5 horizontal start (offset from the LCD display first left pixel) High byte.	0
0X482 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN5_HS_LB	R/W	SPIOSD window 5 horizontal start (offset from the LCD display first left pixel) Low byte.	00
0X483 – VERTICAL LOW BYTE REGISTER				
7-0	WIN5_VS_LB	R/W	SPIOSD window 5 Vertical start (offset from the LCD display top first line) Low byte.	00
0X484~0X486 – SPIOSD WINDOW 5 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X484 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN5_VL_HB	R/W	SPIOSD window 5 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN5_HL_HB	R/W	SPIOSD window 5 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X485 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN5_HL_LB	R/W	SPIOSD window 5 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00
0X486 – VERTICAL LOW BYTE REGISTER				
7-0	WIN5_VL_LB	R/W	SPIOSD window 5 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X487~0X48A – SPIOSD WINDOW 5 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X487 – HIGH BYTE REGISTER				
7-0	BFM5_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 5; one byte per increment	00
0X488 – MID BYTE REGISTER				
7-0	BFM5_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 5	00
0X489 – LOW BYTE REGISTER				
7-0	BFM5_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 5	00
0X48A – LOW BYTE BIT REGISTER				
7-6	BFM5_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 5. specifies one of the four even bit addresses in a byte	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X48A-0X48B – SPIOSD WINDOW 5 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X48A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM5_HL_HB	R/W	Define the Window 5 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X48B – LOW BYTE REGISTER				
7-0	BFM5_HL_LB	R/W	(See description above)	00
0X48C – SPIOSD WINDOW 5 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN5_ALPHA	R/W	SPIOSD window 5 global alpha blending value Min: 0x00 Max SPIOSD window 5 shown after blending Max: 0x7F No SPIOSD window 5 shown after blending	00
0X48D – SPIOSD WINDOW 5 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN5_TBLOFST	R/W	SPIOSD window 5 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	00
0X48E – SPIOSD WINDOW 5 FILL COLOR REGISTER				
7-0	WIN5_FCOLOR	R/W	SPIOSD window 5 fill color register. The upper 4 bits is added to the "Window 5 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00
0X490 – SPIOSD WINDOW 6 ENABLE REGISTER				
7-6	WIN6_PIXLW	R/W	Window 6 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN6_PERPIX	R/W	SPIOSD window 6 alpha blending selection 0 = Global window 6 alpha 1 = Per pixel alpha	0
4	WIN6_ALPHA_ENA	R/W	SPIOSD window 6 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN6_FCE	R/W	SPIOSD window 6 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN6_ENA	R/W	SPIOSD window 6 enable	0
0X491~ 0X493 – SPIOSD WINDOW 6 HORIZONTAL/VERTICAL START REGISTERS				
0X491 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN6_VS_HB	R/W	SPIOSD window 6 Vertical start (offset from the LCD display top first line) High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN6_HS_HB	R/W	SPIOSD window 6 horizontal start (offset from the LCD display first left pixel) High byte	0
0X492 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN6_HS_LB	R/W	SPIOSD window 6 horizontal start (offset from the LCD display first left pixel) Low byte	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X493 – VERTICAL LOW BYTE REGISTER				
7-0	WIN6_VS_LB	R/W	SPIOSD window 6 Vertical start (offset from the LCD display top first line) Low byte	00
0X494~0X496 – SPIOSD WINDOW 6 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X494 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN6_VL_HB	R/W	SPIOSD window 6 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048)	0
3-0	WIN6_HL_HB	R/W	SPIOSD window 6 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048)	0
0X495 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN6_HL_LB	R/W	SPIOSD window 6 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048)	00
0X496 – VERTICAL LOW BYTE REGISTER				
7-0	WIN6_VL_LB	R/W	SPIOSD window 6 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048)	00
0X497~0X49A – SPIOSD WINDOW 6 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X497 – HIGH BYTE REGISTER				
7-0	BFM6_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 6; one byte per increment	00
0X498 – MID BYTE REGISTER				
7-0	BFM6_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 6	00
0X499 – LOW BYTE REGISTER				
7-0	BFM6_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 6	00
0X49A – LOW BYTE BIT REGISTER				
7-6	BFM6_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 6. specifies one of the four even bit addresses in a byte.	0
0X49A~0X49B – SPIOSD WINDOW 6 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X49A – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM6_HL_HB	R/W	Define the Window 6 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X49B – LOW BYTE REGISTER				
7-0	BFM6_HL_LB	R/W	(See description above)	0
0X49C – SPIOSD WINDOW 6 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN6_ALPHA	R/W	SPIOSD window 6 global alpha blending value Min: 0x00 Max SPIOSD window 6 shown after blending Max: 0x7F No SPIOSD window 6 shown after blending	0
0X49D – SPIOSD WINDOW 6 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN6_TBLOFST	R/W	SPIOSD window 6 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits wide pixel is formed by filling 0's to the upper missing bits.	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X49E – SPIOSD WINDOW 6 FILL COLOR REGISTER				
7-0	WIN6_FCOLOR	R/W	SPIOSD window 6 fill color register. The upper 4 bits is added to the “Window 6 LUT Pointer Offset Register”. The resultant 9-bit pointer points to the 512x32 LUT.	00
0X4A0 – SPIOSD WINDOW 7 ENABLE REGISTER				
7-6	WIN7_PIXLW	R/W	Window 7 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN7_PERPIX	R/W	SPIOSD window 7 alpha blending selection 0 = Global window 7 alpha 1 = Per pixel alpha	0
4	WIN7_ALPHA_ENA	R/W	SPIOSD window 7 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN7_FCE	R/W	SPIOSD window 7 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN7_ENA	R/W	SPIOSD window 7 (enable)	0
0X4A1~ 0X4A3 – SPIOSD WINDOW 7 HORIZONTAL/VERTICAL START REGISTERS				
0X4A1 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN7_VS_HB	R/W	SPIOSD window 7 Vertical start (offset from the LCD display top first line) High byte.	0
3	Reserved	R/W	Reserved	-
2-0	WIN7_HS_HB	R/W	SPIOSD window 7 horizontal start (offset from the LCD display first left pixel) High byte.	0
0X4A2 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN7_HS_LB	R/W	SPIOSD window 7 horizontal start (offset from the LCD display first left pixel) Low byte.	00
0X4A3 – VERTICAL LOW BYTE REGISTER				
7-0	WIN7_VS_LB	R/W	SPIOSD window 7 Vertical start (offset from the LCD display top first line) Low byte.	00
0X4A4~0X4A6 – SPIOSD WINDOW 7 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X4A4 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN7_VL_HB	R/W	SPIOSD window 7 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN7_HL_HB	R/W	SPIOSD window 7 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X4A5 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN7_HL_LB	R/W	SPIOSD window 7 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00
0X4A6 – VERTICAL LOW BYTE REGISTER				
7-0	WIN7_VL_LB	R/W	SPIOSD window 7 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X4A7~0X4AA – SPIOSD WINDOW 7 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X4A7 – HIGH BYTE REGISTER				
7-0	BFM7_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 7; one byte per increment	00
0X4A8 – MID BYTE REGISTER				
7-0	BFM7_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 7	00
0X4A9 – LOW BYTE REGISTER				
7-0	BFM7_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 7	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4AA – LOW BYTE BIT REGISTER				
7-6	BFM7_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 7. specifies one of the four even bit addresses in a byte.	0
0X4AA~0X4AB – SPIOSD WINDOW 7 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X4AA – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM7_HL_HB	R/W	Define the Window 7 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X4AB – LOW BYTE REGISTER				
7-0	BFM7_HL_LB	R/W	(See description above)	00
0X4AC – SPIOSD WINDOW 7 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN7_ALPHA	R/W	SPIOSD window 7 global alpha blending value Min: 0x00 Max SPIOSD window 7 shown after blending Max: 0x7F No SPIOSD window 7 shown after blending	00
0X4AD – SPIOSD WINDOW 7 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN7_TBLOFST	R/W	SPIOSD window 7 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	00
0X4AE – SPIOSD WINDOW 7 FILL COLOR REGISTER				
7-0	WIN7_FCOLOR	R/W	SPIOSD window 7 fill color register. The upper 4 bits is added to the "Window 7 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00
0X4B0 – SPIOSD WINDOW 8 ENABLE REGISTER				
7-6	WIN8_PIXLW	R/W	Window 8 pixel width. 0 = 4 bits 1 = 6 bits Others = 8 bits	0
5	WIN8_PERPIX	R/W	SPIOSD window 8 alpha blending selection 0 = Global window 1 alpha 1 = Per pixel alpha	0
4	WIN8_ALPHA_ENA	R/W	SPIOSD window 8 alpha blending enable	0
3	Reserved	R/W	Reserved	-
2	WIN8_FCE	R/W	SPIOSD window 8 fill color enable	0
1	Reserved	R/W	Reserved	-
0	WIN8_ENA	R/W	SPIOSD window 8 enable	0
0X4B1~ 0X4B3 – SPIOSD WINDOW 8 HORIZONTAL/VERTICAL START REGISTERS				
0X4B1 – HORIZONTAL/VERTICAL HIGH BYTE REGISTER				
7	Reserved	R/W	Reserved	-
6-4	WIN8_VS_HB	R/W	SPIOSD window 8 Vertical start (offset from the LCD display top first line) High byte	0
3	Reserved	R/W	Reserved	-
2-0	WIN8_HS_HB	R/W	SPIOSD window 8 horizontal start (offset from the LCD display first left pixel) High byte	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4B2 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN8_HS_LB	R/W	SPIOSD window 8 horizontal start (offset from the LCD display first left pixel) Low byte	00
0X4B3 – VERTICAL LOW BYTE REGISTER				
7-0	WIN8_VS_LB	R/W	SPIOSD window 8 Vertical start (offset from the LCD display top first line) Low byte	00
0X4B4~0X4B6 – SPIOSD WINDOW 8 HORIZONTAL/VERTICAL LENGTH REGISTERS				
0X4B4 – HORIZONTAL/ VERTICAL HIGH BYTE REGISTER				
7-4	WIN8_VL_HB	R/W	SPIOSD window 8 vertical Length High byte (one line per increment, minimum is 1, maximum is 2048).	0
3-0	WIN8_HL_HB	R/W	SPIOSD window 8 horizontal Length High byte (one pixel per increment, minimum is 1, maximum is 2048).	0
0X4B5 – HORIZONTAL LOW BYTE REGISTER				
7-0	WIN8_HL_LB	R/W	SPIOSD window 8 horizontal Length Low byte (one pixel per increment, minimum is 1, maximum is 2048).	00
0X4B6 – VERTICAL LOW BYTE REGISTER				
7-0	WIN8_VL_LB	R/W	SPIOSD window 8 vertical Length Low byte (one line per increment, minimum is 1, maximum is 2048).	00
0X4B7~0X4B9 – SPIOSD WINDOW 8 BUFFER MEMORY STARTING ADDRESS [23:0] REGISTERS				
0X4B7 – HIGH BYTE REGISTER				
7-0	BFM8_AST_HB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 8; one byte per increment	00
0X4B8 – MID BYTE REGISTER				
7-0	BFM8_AST_MB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 8	00
0X4B9 – LOW BYTE REGISTER				
7-0	BFM8_AST_LB	R/W	Starting address of the Buffer Memory area allocated for SPIOSD window 8	00
0X4BA – LOW BYTE BIT REGISTER				
7-6	BFM8_AST_LBB	R/W	Starting bit address of the Buffer Memory area allocated for SPIOSD window 7. specifies one of the four even bit addresses in a byte	0
0X4BA~0X4BB – SPIOSD WINDOW 8 BUFFER HORIZONTAL LENGTH [11:0] REGISTERS				
0X4BA – HIGH BYTE REGISTER				
5-4	Reserved	R/W	Reserved	-
3-0	BFM8_HL_HB	R/W	Define the Window 8 buffer horizontal length per frame, one pixel per increment; max length 2048 pixels. There can be more than one frame horizontally, but the total pixel horizontally is capped at 4095.	0
0X4BB – LOW BYTE REGISTER				
7-0	BFM8_HL_LB	R/W	(See description above)	00
0X4BC – SPIOSD WINDOW 8 GLOBAL ALPHA VALUE [6:0] REGISTER				
7	Reserved	R/W	Reserved	-
6-0	WIN8_ALPHA	R/W	SPIOSD window 8 global alpha blending value Min: 0x00 Max SPIOSD window 8 shown after blending Max: 0x7F No SPIOSD window 8 shown after blending	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4BD – SPIOSD WINDOW 8 LUT POINTER OFFSET REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	WIN8_TBLOFST	R/W	SPIOSD window 8 look-up table offset. These five bits are added to the upper 4 bits of an eight-bits-wide pixel. The resultant 9-bit pointer points to the 512x32 LUT. For a pixel with pixel width less than eight, its eight-bits-wide pixel is formed by filling 0's to the upper missing bits.	00
0X4BE – SPIOSD WINDOW 8 FILL COLOR REGISTER				
7-0	WIN8_FCOLOR	R/W	SPIOSD window 8 fill color register. The upper 4 bits is added to the "Window 8 LUT Pointer Offset Register". The resultant 9-bit pointer points to the 512x32 LUT.	00
SPI and MCU				
0X4C0 – SPI FLASH MODE CONTROL REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	SPI_RD_MODE	R/W	SPI Flash Read Mode 0 = Slow 1 = Fast 2 = Dual 3 = Quad 4 = Dual-io 5 = Quad-io 6 = d-quad 7 = N/A	0
0X4C1 – SPI FLASH MODE CONTROL REGISTER				
7-1	Reserved	R/W	Reserved	-
0	DMA_NONV	R/W	Start mode 0 = Immediately 1 = At vertical blank	0
0X4C3 – DMA CONTROL REGISTER				
7-6	REG_MEM	R/W	DMA Read/Write destination 0 = Font RAM 1 = Chip Register 2 = SPIOSD LUT 3 = MCU XMEM	1
5-4	DMA_REG_MODE	R/W	Read/Write access mode 0 = Increase 1 = Decrease 2 = Fix 3 = Reserved	0
3-0	WR_CNT_NUM	R/W	Command write byte count	0
0X4C4 – FLASH BUSY CONTROL REGISTER				
7	MCUEN	R	MCU Status 0 = Disabled 1 = Enabled	-
6	ISPEN	R	ISP Status 0 = Disabled 1 = Enabled	-
5-3	Reserved	R/W	Reserved	-
2	BUSY_CHECK	R/W	Busy check 0 = No busy check 1 = Busy check after command. Wait until busy is cleared	0
1	DMA_MODE	R/W	SPI DMA/CMD Mode 0 = Read 1 = Write	0
0	DMA_STR	R/W	Start command execution. Self cleared. Write '1' = Start Write '0' = Stop Read '1' = Busy Read '0' = Ready	0
0X4C5 – WAIT CONTROL REGISTER				
7-4	DMA_WAIT	R/W	DMA read wait cycle	8
3-0	SPI_WAIT	R/W	SPI read/write wait cycle	0
0X4C6 – DMA PAGE REGISTER				
7-0	DMA_REG_PAGE	R/W	Buffer index page or memory start address high byte	04

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4C7 – DMA INDEX REGISTER				
7-0	INDEX	R/W	Buffer index or memory start address low byte	90
0X4C8 – DMA LENGTH MID BYTE REGISTER				
7-0	DMA_LENGTH	R/W	Read/Write data count mid byte after command	00
0X4C9 – DMA LENGTH LOW BYTE REGISTER				
7-0	DMA_LENGTH	R/W	Read/Write data count low byte after command	00
0X4CA – DMA COMMAND BUFFER1 REGISTER				
7-0	WR_REG1_RG	R/W	Command buffer 1	00
0X4CB – DMA COMMAND BUFFER2 REGISTER				
7-0	WR_REG2_RG	R/W	Command buffer 2	00
0X4CC – DMA COMMAND BUFFER3 REGISTER				
7-0	WR_REG3_RG	R/W	Command buffer 3	00
0X4CD – DMA COMMAND BUFFER4 REGISTER				
7-0	WR_REG4_RG	R/W	Command buffer 4	00
0X4CE – DMA COMMAND BUFFER5 REGISTER				
7-0	WR_REG5_RG	R/W	Command buffer 5	00
0X4CF				
7-0	CLK_SWITCH_WAIT	R/W	Clock Switch Wait Counter Value	1F
0X4D0 – DMA READ/WRITE BUFFER1 REGISTER				
7-0	BUF1	R/W	Default Read/write buffer 1	00
0X4D1 – DMA READ/WRITE BUFFER2 REGISTER				
7-0	BUF2	R/W	Default Read/write buffer 2	00
0X4D2 – DMA READ/WRITE BUFFER3 REGISTER				
7-0	BUF3	R/W	Default Read/write buffer 3	00
0X4D3 – DMA READ/WRITE BUFFER4 REGISTER				
7-0	BUF4	R/W	Default Read/write buffer 4	00
0X4D4 – DMA READ/WRITE BUFFER5 REGISTER				
7-0	BUF5	R/W	Default Read/write buffer 5	00
0X4D5 – DMA READ/WRITE BUFFER6 REGISTER				
7-0	BUF6	R/W	Default Read/write buffer 6	00
0X4D6 – DMA READ/WRITE BUFFER7 REGISTER				
7-0	BUF7	R/W	Default Read/write buffer 7	00
0X4D7 – DMA READ/WRITE BUFFER8 REGISTER				
7-0	BUF8	R/W	Default Read/write buffer 8	00
0X4D8 – SPI FLASH STATUS COMMAND REGISTER				
7-0	STATUS_CMD_RG	R/W	Status command	05

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4D9 – SPI FLASH BUSY CONTROL REGISTER				
7-4	Reserved	R/W	Reserved	-
3	BUSY_POL	R/W	Busy polarity 0 = Low 1 = High	1
2-0	BUSY_BIT	R/W	Busy bit in status command	0
0X4DA – DMA LENGTH HIGH BYTE REGISTER				
7-0	DMA_LENGTH	R/W	Read/Write data count high byte after command	00
0X4E0 – PCLK CONTROL REGISTER				
7-1	Reserved	R/W	Reserved	-
0	PCLK_SEL	R/W	0 = Select SSPLL 1 = Select 108M_PLL clock	0
0X4E1 – SPI CLK CONTROL REGISTER				
7	EDGE_SEL	R/W	SPI input latch clock. 0 = Negative edge 1 = Positive edge	0
6	CYCLE_EN	R/W	SPI input latch cycle. 0 = No delay 1 = One cycle delay	0
5-4	SPI_CK_SEL	R/W	SPI clock selection 0 = System clock (27MHz) 1 = Internal R-C oscillator (32kHz) 2 = Divided (set by bit[2-0]) clock from SSPLL or 108M_PLL (selected by 0x4E0[0])	0
3	Reserved	R/W	Reserved	-
2-0	SPI_CK_DIV	R/W	PLL clock divider 0 = 1.0 (108MHz) 1 = 1.5 (72MHz) 2 = 2.0 (54MHz) 3 = 2.5 (43.2MHz) 4 = 3.0 (36MHz) 5 = 3.5 (30.8MHz) 6 = 4.0 (27MHz) 7 = 5.0 (13.5MHz)	6
0X4E2 – TIMER0 DIVIDER HIGH BYTE REGISTER				
7-0	RG_DVIDT0	R/W	Timer0 Divider High Byte	00
0X4E3 – TIMER0 DIVIDER LOW BYTE REGISTER				
7-0	RG_DVIDT0	R/W	Timer0 Divider Low Byte	90
0X4E4 – TIMER1 DIVIDER HIGH BYTE REGISTER				
7-0	RG_DVIDT1	R/W	Timer1 Divider High Byte	00
0X4E5 – TIMER1 DIVIDER LOW BYTE REGISTER				
7-0	RG_DVIDT1	R/W	Timer1 Divider Low Byte	90
0X4E6 – TIMER2 DIVIDER HIGH BYTE REGISTER				
7-0	RG_DVIDT2	R/W	Timer2 Divider High Byte	00
0X4E7 – TIMER2 DIVIDER LOW BYTE REGISTER				
7-0	RG_DVIDT2	R/W	Timer2 Divider Low Byte	90
0X4E8 – TIMER3 DIVIDER HIGH BYTE REGISTER				
7-0	RG_DVIDT3	R/W	Timer3 Divider High Byte	00
0X4E9 – TIMER3 DIVIDER LOW BYTE REGISTER				
7-0	RG_DVIDT3	R/W	Timer3 Divider Low Byte	0C
0X4EA – TIMER4 DIVIDER HIGH BYTE REGISTER				
7-0	RG_DVIDT4	R/W	Timer4 Divider High Byte	00

TW8835

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4EB – TIMER4 DIVIDER LOW BYTE REGISTER				
7-0	RG_DVIDT4	R/W	Timer4 Divider Low Byte	0C
Input Measurement				
0X500 ~ 0X501 MEASUREMENT WINDOW HORIZONTAL START [10:0]				
0X500 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	MEA_WIN_H_ST [10:8]	R/W	Input Measurement Window definition: Horizontal Start - high	0
0X501 – LOW BYTE REGISTER				
7-0	MEA_WIN_H_ST [7:0]	R/W	Input Measurement Window definition: Horizontal Start - low. Minimum value is 2.	20
0X502 ~ 0X503 MEASUREMENT WINDOW HORIZONTAL LENGTH [11:0]				
0X502 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	MEA_WIN_H_LEN [11:8]	R/W	Input Measurement Window definition: Horizontal Length - high	1
0X503 – LOW BYTE REGISTER				
7-0	MEA_WIN_H_ST [7:0]	R/W	Input Measurement Window definition: Horizontal Length - low	E0
0X504 ~ 0X505 MEASUREMENT WINDOW VERTICAL START [10:0]				
0X504 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	MEA_WIN_V_ST [10:8]	R/W	Input Measurement Window definition: Vertical Start - high	0
0X505 – LOW BYTE REGISTER				
7-0	MEA_WIN_V_ST [7:0]	R/W	Input Measurement Window definition: Vertical Start - low	20
0X506 ~ 0X507 MEASUREMENT WINDOW VERTICAL LENGTH [10:0]				
0X506 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	MEA_WIN_V_LEN [10:8]	R/W	Input Measurement Window definition: Vertical Length - high	0
0X507 – LOW BYTE REGISTER				
7-0	MEA_WIN_V_ST [7:0]	R/W	Input Measurement Window definition: Vertical Length - low	DA

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X508 – MEASUREMENT INPUT SELECTION, MEASUREMENT START REGISTER				
7-4	Reserved	R/W	Reserved	-
3-2	FIELD_SEL	R/W	Field Select for Input Measurement 0 = Odd field only 1 = Even field only 2, 3 = Disregard field	0
1	RD_LOCK	R/W	Lock the data while reading out	0
0	STARTM	R/W	STARTM Start Input Measurement. This bit is self-cleared after the measurement is done.	0
0X509 – MEASUREMENT OPTION, INPUT CHANGE DETECTION REGISTER				
7	SEL_27M	R/W	1 = Horizontal period measured by 27MHz clock 0 = Horizontal period measured by pclk (internal panel clock)	0
6-4	NOISE_MASK	R/W	Noise mask bits for each of the 3 LSB input signals.	0
3-1	ERR_TOLER	R/W	Error Tolerance before asserting “Change Detected” status 000: Exact match 001: Up to 4 counts 010: Up to 8 counts 011: Up to 16 counts 100: Up to 32 counts 101: Up to 64 counts 110: Up to 128 counts 111: Up to 256 counts.	0
0	ENDET	R/W	ENDET Enable Input VSYNC, HSYNC Period Change/Loss Detection. When this bit is set, the internal circuitry will perform new measurements. The new results are compared against the results retained in the registers obtained by the most recent “startm” measurement.	0
0X50A – MEASUREMENT OPTION REGISTER				
7-4	Reserved	R/W	Reserved	-
3	ENALU	R/W	Enable luminance measurement.	0
2-1	NOFSEL	R/W	Noise filter selection for luminance measurement.	0
0	DE_MEA	R/W	DE Measurement Enable.	0
0X50B – MEASUREMENT OPTION REGISTER				
7-0	THRESHOLD_FOR_ACT_DET	R/W	Threshold value for input active region detection.	8C
0X510 ~ 0X513 PHASE_G REGISTERS				
0X510 – BYTE 3 REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	PHASE_G_B3	R	Phase measurement result - ADC Green or DTV[23:16]	-
0X511 – BYTE 2 REGISTER				
7-0	PHASE_G_B2	R	Phase measurement result - ADC Green or DTV[23:16]	-
0X512 – BYTE 1 REGISTER				
7-0	PHASE_G_B1	R	Phase measurement result - ADC Green or DTV[23:16]	-
0X513 – BYTE 0 REGISTER				
7-0	PHASE_G_B0	R	Phase measurement result - ADC Green or DTV[23:16]	-
0X514 ~ 0X517 PHASE_B REGISTERS				
0X514 – BYTE 3 REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	PHASE_B_B3	R	Phase measurement result - ADC Blue or DTV[15:8]	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X515 – BYTE 2 REGISTER				
7-0	PHASE_B_B2	R	Phase measurement result - ADC Blue or DTV[15:8]	-
0X516 – BYTE 1 REGISTER				
7-0	PHASE_B_B1	R	Phase measurement result - ADC Blue or DTV[15:8]	-
0X517 – BYTE 0 REGISTER				
7-0	PHASE_B_B0	R	Phase measurement result - ADC Blue or DTV[15:8]	-
0X518 ~ 0X51B PHASE_R REGISTERS				
0X518 – BYTE 3 REGISTER				
7-5	Reserved	R/W	Reserved	-
4-0	PHASE_R_B3	R	Phase measurement result - ADC Red or DTV[7:0]	-
0X519 – BYTE 2 REGISTER				
7-0	PHASE_R_B2	R	Phase measurement result - ADC Red or DTV[7:0]	-
0X51A – BYTE 1 REGISTER				
7-0	PHASE_R_B1	R	Phase measurement result - ADC Red or DTV[7:0]	-
0X51B – BYTE 0 REGISTER				
7-0	PHASE_R_B0	R	Phase measurement result - ADC Red or DTV[7:0]	-
0X51C – MINIMUM_G REGISTER				
7-0	MIN_G	R	Minimum measured ADC Green or DTV[23:16] value	-
0X51D – MINIMUM_B REGISTER				
7-0	MIN_B	R	Minimum measured ADC Blue or DTV[15:8] value	-
0X51E – MINIMUM_R REGISTER				
7-0	MIN_R	R	Minimum measured ADC Red or DTV[7:0] value	-
0X51F – MAXIMUM_G REGISTER				
7-0	MAX_G	R	Maximum measured ADC Green or DTV[23:16] value	-
0X520 – MAXIMUM_B REGISTER				
7-0	MAX_B	R	Maximum measured ADC Blue or DTV[15:8] value	-
0X521 – MAXIMUM_R REGISTER				
7-0	MAX_R	R	Maximum measured ADC Red or DTV[7:0] value	-
0X522 ~ 0X523 VERTICAL PERIOD REGISTERS				
0X522 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_PERIOD [10:8]	R	Vertical period measured	-
0X523 – LOW BYTE REGISTER				
7-0	V_PERIOD [7:0]	R	Vertical period measured (in unit of input HSYNC)	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X524 ~ 0X525 HORIZONTAL PERIOD REGISTERS				
0X524 – HIGH BYTE REGISTER				
7-0	H_PERIOD [15:8]	R	Horizontal period measured	-
0X525 – LOW BYTE REGISTER				
7-0	H_PERIOD [7:0]	R	Horizontal period measured (in unit of 27MHz clock)	-
0X526 ~ 0X527 HSYNC RISE TO FALL REGISTERS				
0X526 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	H_RISE_TO_FALL [11:8]	R	Input HSYNC rising edge to falling edge	-
0X527 – LOW BYTE REGISTER				
7-0	H_RISE_TO_FALL [7:0]	R	Input HSYNC rising edge to falling edge (in unit of input clock)	-
0X528 ~ 0X529 HSYNC RISE TO HORIZONTAL ACTIVE END				
0X528 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
2-0	H_RISE_TO_ACT_END [11:8]	R	Input HSYNC rising edge to input horizontal active end	-
0X529 – LOW BYTE REGISTER				
7-0	H_RISE_TO_ACT_END [7:0]	R	Input HSYNC rising edge to input horizontal active end (in unit of input clock)	-
0X52A ~ 0X52B VSYNC HIGH WIDTH REGISTERS				
0X52A – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_RISE_TO_FALL [10:8]	R	Input VSYNC (logic) high width	-
0X52B – LOW BYTE REGISTER				
7-0	V_RISE_TO_FALL [7:0]	R	Input VSYNC (logic) high width (in unit of input HSYNC)	-
0X52C ~ 0X52D VSYNC RISE POSITION REGISTERS				
0X52C – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	V_RISE_POSITION [11:8]	R	Input VSYNC rising edge position in one input HSYNC period	-
0X52D – LOW BYTE REGISTER				
7-0	V_RISE_POSITION [7:0]	R	Input VSYNC rising edge position in one input HSYNC period (in unit of input clock)	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X52E ~ 0X52F HORIZONTAL ACTIVE STARTING PIXEL POSITION I REGISTERS				
0X52E – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	H_ACT_ST_1[11:8]	R	Horizontal active region starting position	-
0X52F – LOW BYTE REGISTER				
7-0	H_ACT_ST_1[7:0]	R	Horizontal active region starting position (in unit of input clock)	-
0X530 ~ 0X531 HORIZONTAL ACTIVE STARTING PIXEL POSITION II REGISTERS				
0X530 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	H_ACT_ST_2 [11:8]	R	Horizontal active region starting position	-
0X531 – LOW BYTE REGISTER				
7-0	H_ACT_ST_2 [7:0]	R	Horizontal active region starting position (in unit of input clock)	-
0X532 ~ 0X533 HORIZONTAL ACTIVE ENDING PIXEL POSITION I REGISTERS				
0X532 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	H_ACT_END_1 [11:8]	R	Horizontal active region ending position	-
0X533 – LOW BYTE REGISTER				
7-0	H_ACT_END_1 [7:0]	R	Horizontal active region ending position (in unit of input clock)	-
0X534 ~ 0X535 HORIZONTAL ACTIVE ENDING PIXEL POSITION II REGISTER				
0X534 – HIGH BYTE REGISTER				
7-4	Reserved	R/W	Reserved	-
3-0	H_ACT_END_2 [11:8]	R	Horizontal active region ending position	-
0X535 – LOW BYTE REGISTER				
7-0	H_ACT_END_2 [7:0]	R	Horizontal active region ending position (in unit of input clock)	-
0X536 ~ 0X537 VERTICAL ACTIVE STARTING LINE I REGISTERS				
0X536 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_ACT_ST_1 [10:8]	R	Vertical active starting line number	-
0X537 – LOW BYTE REGISTER				
7-0	V_ACT_ST_1[7:0]	R	Vertical active starting line number (in unit of input HSYNC)	-
0X538 ~ 0X539 VERTICAL ACTIVE STARTING LINE II REGISTERS				
0X538 – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_ACT_ST_2 [10:8]	R	Vertical active starting line number	-

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X539 – LOW BYTE REGISTER				
7-0	V_ACT_ST_2 [7:0]	R	Vertical active starting line number (in unit of input HSYNC)	-
0X53A ~ 0X53B VERTICAL ACTIVE ENDING LINE I REGISTERS				
0X53A – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_ACT_END_1 [10:8]	R	Vertical active ending line number	-
0X53B – LOW BYTE REGISTER				
7-0	V_ACT_END_1 [7:0]	R	Vertical active ending line number (in unit of input HSYNC)	-
0X53C ~ 0X53D VERTICAL ACTIVE ENDING LINE II REGISTERS				
0X53C – HIGH BYTE REGISTER				
7-3	Reserved	R/W	Reserved	-
2-0	V_ACT_END_2 [10:8]	R	Vertical active ending line number	-
0X53D – LOW BYTE REGISTER				
7-0	V_ACT_END_2 [7:0]	R	Vertical active ending line number (in unit of input HSYNC)	-
0X540 – LUMINANCE VALUE – MINIMUM REGISTER				
7-0	LUM_MAX	R	Maximum measured luminance value	-
0X541 – LUMINANCE VALUE – MAXIMUM REGISTER				
7-0	LUM_MIN	R	Minimum measured luminance value	-
0X542 – LUMINANCE VALUE – AVERAGE REGISTER				
7-0	LUM_AVE	R	Average measured luminance value	-
0X543 ~ 0X545 VERTICAL PERIOD IN 27MHz REGISTERS				
0X543 – HIGH BYTE REGISTER				
7-0	V_PERIOD_27MH [23:16]	R	Vertical period measured using 27MHz clock	-
0X544 – MID BYTE REGISTER				
7-0	V_PERIOD_27MH [15:8]	R	Vertical period measured using 27MHz clock	-
0X545 – LOW BYTE REGISTER				
7-0	V_PERIOD_27MH [7:0]	R	Vertical period measured using 27MHz clock	-
MCU SFR Register				
0X9A – CODE BANK ADDRESS REGISTER				
7-0	RG_PGMBASE	R/W	Code Bank Address	0
0X9B – CACHE CONTROL REGISTER				
7-1	Reserved	R/W	Reserved	-
0	CACHE_EN	R/W	1 = Enable Cache 0 = Disable Cache	0

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XE2 – CHIP ACCESS MODE CONTROL REGISTER				
7	Reserved	R/W	Reserved	-
6	EX_TIMER2	R/W	1 = Timer2 Clock from External PIN 0 = Timer2 Clock from Internal Divider	0
5	EX_TIMER1	R/W	1 = Timer1 Clock from External PIN 0 = Timer1 Clock from Internal Divider	0
4	EX_TIMER0	R/W	1 = Timer0 Clock from External PIN 0 = Timer0 Clock from Internal Divider	0
3-1	Reserved	R/W	Reserved	-
0	16BIT_EN	R/W	1 = Enable 16-bit Index Mode 0 = 8-bit Index Mode	0
0XF0 – INTERRUPT7~14 CONTROL REGISTER				
7-0	EIF2	R/W	INT14~INT7 Flag It should be cleared by external hardware when processor branches to interrupt routine when select level active. These bits are copies of INT14~INT7 pin updated every CLK period when select level active, else must be cleared by software writing 1. It cannot be set by software Interrupt Vector Address. INT7 = 0x6B INT8 = 0x73 INT9 = 0x7B INT10 = 0x83 INT11 = 0x8B INT12 = 0x93 INT13 = 0x9B INT14 = 0xA3	00
0XF1 – INTERRUPT7~14 CONTROL REGISTER				
7-0	EIE2	R/W	INT14~INT7 Enable	00
0XF2 – INTERRUPT7~14 CONTROL REGISTER				
7-0	EIP2	R/W	INT14~INT7 Priority	00
0XF3 – INTERRUPT7~14 CONTROL REGISTER				
7-0	EIS2	R/W	INT14~INT7 Active Control Set 1 for Edge Active, set 0 for Level Active	00
0XF4 – INTERRUPT7~14 CONTROL REGISTER				
7-0	EIS2P	R/W	INT14~INT7 Edge/Level Polarity Set 1 for Rising Edge or High Active, set 0 for Falling Edge or Low Active	00
0X80 – SFR REGISTER				
7-0	PO	R/W	Port 0	FF
0X81 – SFR REGISTER				
7-0	SP	R/W	Stack Pointer	07
0X82 – SFR REGISTER				
7-0	DPL	R/W	Data Pointer 0 Low	00
0X83 – SFR REGISTER				
7-0	DPH	R/W	Data Pointer 0 High	00
0X84 – SFR REGISTER				
7-0	DPL1	R/W	Data Pointer 1 Low	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X85 – SFR REGISTER				
7-0	DPH1	R/W	Data Pointer 1 High	00
0X86 – SFR REGISTER				
7-0	DPS	R/W	Data Pointers Select	00
0X87 – SFR REGISTER				
7-0	TCON	R/W	Timer/Counter Control	00
0X88 – SFR REGISTER				
7-0	PCON	R/W	Power Control	00
0X89 – SFR REGISTER				
7-0	TMOD	R/W	Timer Mode Control	00
0X8A – SFR REGISTER				
7-0	TLO	R/W	Timer 0, low byte	00
0X8B – SFR REGISTER				
7-0	TL1	R/W	Timer 1, low byte	00
0X8C – SFR REGISTER				
7-0	TH0	R/W	Timer 1, high byte	00
0X8D – SFR REGISTER				
7-0	TH1	R/W	Timer 1, high byte	00
0X8E – SFR REGISTER				
7-0	CKCON	R/W	Clock control	07
0X90 – SFR REGISTER				
7-0	P1	R/W	Port 1	FF
0X91 – SFR REGISTER				
7-0	EIF	R/W	Extended interrupt Flags	00
0X92 – SFR REGISTER				
7-0	WTST	R/W	Program Memory Wait-States	07
0X93 – SFR REGISTER				
7-0	DPX0	R/W	Data Page Pointer 0	00
0X95 – SFR REGISTER				
7-0	DPX1	R/W	Data Page Pointer 1	00
0X98 – SFR REGISTER				
7-0	SCONO	R/W	UART0 Control	00
0X99 – SFR REGISTER				
7-0	SBUFO	R/W	UART0 Buffer	00
0XA0 – SFR REGISTER				
7-0	P2	R/W	Port 2	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XA8 – SFR REGISTER				
7-0	IE	R/W	Interrupt Enable	00
0XB0 – SFR REGISTER				
7-0	P3	R/W	Port 3	FF
0XB8 – SFR REGISTER				
7-0	IP	R/W	Interrupt Priority	00
0XC0 – SFR REGISTER				
7-0	SCON1	R/W	UART1 Control	00
0XC1 – SFR REGISTER				
7-0	SBUF1	R/W	UART1 Buffer	00
0XC2 – SFR REGISTER				
7-0	CCL1	R/W	Timer2cc compare/capture 1 low byte	00
0XC3 – SFR REGISTER				
7-0	CCH1	R/W	Timer2cc compare/capture 1 high byte	00
0XC4 – SFR REGISTER				
7-0	CCL2	R/W	Timer2cc compare/capture 2 low byte	00
0XC5 – SFR REGISTER				
7-0	CCH2	R/W	Timer2cc compare/capture 2 high byte	00
0XC6 – SFR REGISTER				
7-0	CCL3	R/W	Timer2cc compare/capture 3 low byte	00
0XC7 – SFR REGISTER				
7-0	CCH3	R/W	Timer2cc compare/capture 3 high byte	00
0XC8 – SFR REGISTER				
7-0	T2CON	R/W	Timer2cc control	00
0XC9 – SFR REGISTER				
7-0	T2IF	R/W	Timer2cc Interrupt Flag	00
0XA – SFR REGISTER				
7-0	CRCL	R/W	Timer2cc capture/reload low byte	00
0XB – SFR REGISTER				
7-0	CRCH	R/W	Timer2cc capture/reload high byte	00
0XC – SFR REGISTER				
7-0	TL2	R/W	Timer2cc low byte	00
0XD – SFR REGISTER				
7-0	TH2	R/W	Timer2cc high byte	00
0XE – SFR REGISTER				
7-0	CCEN	R/W	Timer2cc compare/capture enable	00

TW8835 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XD0 – SFR REGISTER				
7-0	PSW	R/W	Program Status Word	00
0XD8 – SFR REGISTER				
7-0	WDCON	R/W	Watchdog Control Register	00
0XE0 – SFR REGISTER				
7-0	ACC	R/W	Accumulator	00
0XE8 – SFR REGISTER				
7-0	EIE	R/W	Extended interrupt enable	00
0XE9 – SFR REGISTER				
7-0	STATUS	R/W	Status register	00
0XEA – SFR REGISTER				
7-0	MXAX	R/W	Address register for MOVX at Ri, A and MOVX A at Ri	00
0XE8 – SFR REGISTER				
7-0	TA	R/W	Timed Access protection register	00
0XF0 – SFR REGISTER				
7-0	B	R/W	B Register	00
0XF8 – SFR REGISTER				
7-0	EIP	R/W	Extended interrupt priority	00
0XF9 – SFR REGISTER				
7-0	MDO	R/W	Multiplication/Division Register 0	00

Life Support Policy

These products are not authorized for use as critical components in life support devices or systems.

Revision History

DATE	REVISION	CHANGE
January 4, 2016	FN7864.4	Updated POD Q128.14x20F to rev 2 changes are as follows: Added the A1 label back onto POD.
November 25, 2015	FN7864.3	Various edits throughout. On page 13 added Theta JA and JC values and corresponding notes for Q128.14x14 LQFP package: JA: 42 and JC: 12 Updated POD Q128.14x20F to rev 1 - Updated dimensions and added side view
May 6, 2014	FN7864.2	Page 206 - 2 nd line of the disclaimer changed from "All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems." to "Intersil products are manufactured, assembled and tested utilizing ISO9001 or TS16949 quality systems as applicable noted in the quality certifications found at http://www.intersil.com/en/support/qualandreliability.html " Page 1 - updated copyright information
January 17, 2013	FN7864.1	- Updated order information - Corrected pin description for pin120, 121, 126, 127. - P43, added note3 for clock source - P45, corrected Max ADC clock rate to 150MHz - Removed water glass description in function/feature section and updated related Reg0x201, 207, 208, 214
February 16, 2012	FN7864.0	Initial release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see www.intersil.com/en/products.html




Intersil products are manufactured, assembled and tested utilizing ISO9001 or TS16949 quality systems as applicable
noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Q128.14x20F

128 Lead Low Plastic Quad Flatpack Package (LQFP)



SYMBOL	MILLIMETER			INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	1.60	-	-	0.063
A1	0.05	-	0.15	0.002	-	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	22.00 BASIC			0.866 BASIC		
D1	20.00 BASIC			0.787 BASIC		
E	16.00 BASIC			0.630 BASIC		
E1	14.00 BASIC			0.551 BASIC		
R2	0.08	-	0.20	0.003	-	0.008
R1	0.08	-	-	0.003	-	-
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°
c	0.09	-	0.20	0.004	-	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF			0.039 REF		
S	0.20	-	-	0.008	-	-
b	0.170	0.200	0.270	0.007	0.008	0.011
e	0.50 BSC			0.020 BSC		
D2	18.50			0.728		
E2	12.50			0.492		
TOLERANCES FORM AND POSITION						
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc	0.08			0.003		
ddd	0.08			0.003		

REV 2 12/15

NOTES:

- Dimension D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 do include mold mismatch and are determined at datum plane -H-.
- Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot.


Package Outline Drawing

V144.7x7A


144 Lead Thin, Fine Pitch Plastic Ball Grid Array Package (TFBGA)

Rev 0, 1/11

TOP VIEW



BOTTOM VIEW



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	-	-	1.20
A1	0.16	-	0.26
M	0.53 Ref.		
S	0.26 Ref.		
b	0.27	0.30	0.37
e	0.50 Basic		
D	6.90	7.00	7.10
D1	-	5.50	-
E	6.90	7.00	7.10
E1	-	5.50	-

NOTES:

1. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
2. Dimension b is measured at the maximum solder ball diameter, parallel to primary datum C.
3. Controlling dimension : Millimeter.