

SLOC™ TW3801-C1, TW3811- C1

Application Note

Table of Contents

Introduction	3
SLOC System Operation	3
Hardware Design Guide	4
SLOC Operating Mode Selection	4
Ethernet PHY Interface Mode	4
SOC(MAC) Interface Mode	4
SLOC Pass-Through Mode	5
SLOC Downlink/Uplink Throughput Settings	7
Data Rate Vs Cable Length	8
Mode Selection by Pin Strap	9
COAX Pin Application	10
TW3811 CVBS Output Circuit	11
Ethernet PHY Interfacing	12
MII Interface with Ethernet PHY	12
RMII Interface with Ethernet PHY	13
PHY Address Settings	15
Ethernet PHY Reset Application	15
SOC (CODEC) Chip Interfaces	16
MII Interface with SOC	16
RMII Interface with SOC	16
ESD/EMI Solution	17
SLOC Firmware	18
SLOC Performance Check	20
PER (Packet Error Rate) Measurement	20
Downlink PER	20
Uplink PER	20
SLOC Signals Evaluation	20
PCB Layout Guide	21
COAX_OUT and COAX_IN	21
LOAD_DRV (Pin 66)	22
CVBS Input for TW3801	22
CVBS Output for TW3811	22
Power Distribution	23
Decoupling Capacitors for Power Pins	24
Ground Considerations	24
Multi-Channel Design	25

Introduction

This application note provides TW3801/TW3811 hardware design and PCB layout guide. It also includes SLOC link flow control (state machine). For ESD and EMI solution, the guidelines to select the components are provided.

SLOC System Operation

A SLOC system is a pair of TW3801 and TW3811 chips connected via COAX cable. The TW3801 (the “SLOC™ transmitter”) is placed at the IP camera end, and the TW3811 (the “SLOC™ receiver”) is placed at the NVR/DVR end. The downlink IP packets (typically compressed video data) from the camera are modulated and transmitted “downstream” with the CVBS signal over the COAX connection. The uplink IP packets (PTZ control signals, etc.) from the NVR are modulated and transmitted “upstream” through the COAX cable.

The SLOC signals are composed of base-band composite video and modulated downlink and uplink signals. These signals covered a 42MHz bandwidth as shown in Figure 1.




FIGURE 1. SLOC SIGNAL SPECTRUM

Since SLOC is intended to operate with conventional 75Ω COAX cable, the COAX input and output impedances should be matched to the cable impedance to minimize reflection. The COAX_O pin uses a current-mode driver circuit (high impedance output), and therefore requires a 75Ω resistor to ground to generate the final signal with a 75Ω source impedance. The COAX_I/O and overall SLOC system configuration are shown in Figure 2.




FIGURE 2. SLOC COAX I/O CONFIGURATION

Hardware Design Guide

SLOC Operating Mode Selection

The SLOC chips can be embedded in an IP Camera/NVR system or used to create “dongle” adapters. Depending on the system requirements, the SLOC chip can operate in one of three different modes. The first is the Ethernet PHY interface mode, which is most often used in a SLOC dongle application. The second is the SOC (System-On-a-Chip, also called MAC) interface mode, for SLOC-embedded systems. The third is a pass-through mode that directs MII data from the SOC to flow directly through the SLOC IC and into an Ethernet PHY. This mode allows the camera to operate as a traditional IP camera when not connected to a SLOC receiver.

ETHERNET PHY INTERFACE MODE

The TW38x1 MII_A pins are designed to connect to a Fast Ethernet PHY or Switch (PHY Mode). The MII Tx/Rx clocks are generated by the PHY chip, and connect to the TW38x1's TX_CLK/RX_CLK input pins. This mode can be selected by tying TW38x1 pin 93 (MODE_S3) to ground or by setting register 0x01 bits[4:3] = 00 with register 0x01 bit[0] = 1. A 1.5kΩ pull-up resistor on MDIO is required in this mode to support the Ethernet PHY link status check. The application diagram is shown in Figure 3.




FIGURE 3. ETHERNET PHY INTERFACE MODE FOR DONGLE SOLUTION

SOC(MAC) INTERFACE MODE

This mode is used for SLOC embedded systems. The MII_B pins interface with SOC (System-On-a-Chip, for example a codec) chips. This mode can be selected by tying pin number 93 (MODE_S3) to 3.3V with a 10kΩ pull-up resistor or by setting register 0x01 bit[4:3] = 01 with register 0x01 bit[0] = 1. The application diagram is shown in Figure 4.




FIGURE 4. SOC INTERFACE MODE FOR EMBEDDED SYSTEM

Application Note 1804

If the SOC (Codec) chip doesn't provide a TX_ER (Transmit Error) signal, just leave the TX_ER_B (Pin# 26) pin unconnected. Since the MDC and MDIO management signals are not used in this mode, they should be tied to 3.3V with 10kΩ pull-up resistors.

SLOC PASS-THROUGH MODE

Even with a TW3801 SLOC transmitter chip embedded into an IP camera, the camera can still provide a legacy RJ45 Ethernet interface with a minimum of additional components. In this mode, the SLOC IP modulation/demodulation processes are disabled, and the MII signals are passed between the MII_A and MII_B interfaces. The block diagram of a SLOC-embedded IP camera with this RJ45 pass-through mode is shown in Figure 5.





FIGURE 5. SLOC EMBEDDED IP CAMERA DESIGN BLOCK

The MII connections for pass-through mode are shown in Figure 6.




NOTE:

1. LED_0 : MII mode selection
2. Set register 0x01[4:3] = 10 and register 0x01[0] = 1

FIGURE 6. SLOC PASS-THROUGH MODE WITH MII INTERFACE

Application Note 1804

The RMII connections for pass-through mode are shown in Figure 7.



NOTE:

1. LED_0 : RMII mode selection
2. Set register 0x01[4:3] = 10 and register 0x01[0] = 1.
3. Set register 0x01[6] = 0 for 50MHz reference clock output from pin #50

FIGURE 7. SLOC PASS-THROUGH MODE WITH RMII INTERFACE

Application Note 1804

SLOC Downlink/Uplink Throughput Settings

SLOC link transmission speed can be selected by the logic level of the MODE_S0 and MODE_S1 external pins, or by register 0x0A. When register 0x01[0] = 0, link speed is determined by the pins. When register 0x01[0] = 1, link speed is determined by register 0x0A. By default (since the default setting of register 0x01[0] is 0), the speed after a reset or power-on is determined by the external pins. The available speeds and settings are shown in Table 1. The speed setting for the TW3801 determines downlink throughput and the setting for the TW3811 defines uplink throughput. The recommended settings (in **bold**) are 36Mbps downstream (for maximum video throughput), and 4Mbps upstream (since there is very little upstream data, lowering the maximum rate from 11Mbps has no performance impact on an IP camera, while the lower 4Mbps rate enables slightly longer cable lengths than 11Mbps).

TABLE 1. SLOC LINK DATA RATE SETTINGS



TW3801 (DOWNLINK THROUGHPUT)			TW3811 (UPLINK THROUGHPUT)		
SPEED	REGISTER 0X0A	EXTERNAL PINS	SPEED	REGISTER 0X0A	EXTERNAL PINS
36Mbps	0x13	MODE_S0 = 0 MODE_S1 = 0	11Mbps	0x13	MODE_S0 = 0 MODE_S1 = 0
32Mbps	0x12	-	10Mbps	0x12	-
28Mbps	0x11	MODE_S0 = 1 MODE_S1 = 0	9Mbps	0x11	MODE_S0 = 1 MODE_S1 = 0
25Mbps	0x0C	MODE_S0 = 0 MODE_S1 = 1	7.5Mbps	0x0C	-
23Mbps	0x0B	-	7Mbps	0x0B	-
21Mbps	0x0A	MODE_S0 = 1 MODE_S1 = 1	6.5Mbps	0x0A	-
19Mbps	0x09	-	6Mbps	0x09	-
14Mbps	0x08	-	4.5Mbps	0x08	-
12Mbps	0x04	-	4Mbps	0x04	MODE_S0 = 0 MODE_S1 = 1
11Mbps	0x03	-	3.5Mbps	0x03	-
10Mbps	0x02	-	3Mbps	0x02	MODE_S0 = 1 MODE_S1 = 1
9Mbps	0x01	-	2.5Mbps	0x01	-
7Mbps	0x00	-	2Mbps	0x00	-

NOTE: Register 0x0A settings are valid and override external pin values when register 0x01[0] = 1.

Application Note 1804

Data Rate Vs Cable Length

Since SLOC™ transmits at higher frequencies than analog video; the maximum cable length is a function of the cable quality and composition. The following tables show examples of cable distance vs. downstream and upstream data rates for copper-core RG59 and the less-expensive SYV75-3 (64) cable. The SLOC compliance test measures upstream data rate at 4Mbps, while downstream data rate is 36Mbps for 500m RG59 Belden #543945 cable.



VENDOR	STYLE	CONDUCTOR NO./MM	DIAMETER IN INSULATION (mm)	OUTER CONDUCTOR BRAIDING	STANDARD COMPLIANCE
Shenzhen Shuangying Cable Co.	SYV75-3 (3C-2V)	Bare Copper 1/0.5	3	64	GB/T14864-93

Application Note 1804

Mode Selection by Pin Strap

For stand-alone operation without a microcontroller, the critical mode selections can be set with the external pins. After power-on or after a hardware reset (pin number 98 is de-asserted), the status of these pins is latched to set the operating modes. This mode table is valid with register 0x01[0] = 0 (default value, a safe assumption if there is no microcontroller).

TABLE 2. STRAPPING PINS

FUNCTION	PIN NAMES	PIN#	PIN TYPE	DESCRIPTION								
SLOC Mode	MODE_S3	93	Input	<ul style="list-style-type: none"> - Low: MII_A connection mode for Ethernet PHY chip interface. The TX_CLK and RX_CLK are input - High: MII_B connection mode for SOC (Codec) chip interface. The TX_CLK and RX_CLK are output 								
Operating mode	MODE_S2	92	Input	<ul style="list-style-type: none"> - TW3801: tie to GND - TW3811: tie to 3.3V with 4.7kΩ 								
SLOC data transmission speed	MODE_S1	91	Input	TW3801: determine downlink (IP CAM → NVR) speed TW3811: determine uplink (NVR → IP CAM) speed <ul style="list-style-type: none"> - For speed details, refer to “SLOC Downlink/Uplink Throughput Settings” on page 7. 								
	MODE_S0	88	Input									
Device I ² C address	A0	56	Input _{PD}	The address is determined as follows: <table border="1" style="margin-left: 20px;"> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>A1</td> <td>A0</td> <td>R/W</td> </tr> </table> <ul style="list-style-type: none"> - A1 = 0 and A0 = 0: 0x38 - A1 = 0 and A0 = 1: 0x3A - A1 = 1 and A0 = 0: 0x3C - A1 = 1 and A0 = 1: 0x3E 	0	0	1	1	1	A1	A0	R/W
	0	0	1		1	1	A1	A0	R/W			
A1	57	Input _{PD}										
MII / RMII	LED_0	53	I _{PU} /O	Pin strap <ul style="list-style-type: none"> - High(>2.0V): MII interface mode (Default with pin open) - Low(<0.8V): RMII interface mode Normal operation as output pin <ul style="list-style-type: none"> - SLOC link LED indicator. A low output indicates SLOC link connected 								

NOTES:

1. I_{PU}/O: Input with 57kΩ pull-up resistor/output.
2. Input_{PD}: Input with 57kΩ pull-down resistor.

The LED_0 pin serves two functions: MII mode-strapping function (only after power-on or a RESET) and SLOC link indicator. Since the LED indicator is active low, and there is a pull-down resistor inside the pin, one of the schematics of Figure 8 should be used to set the initial voltage (depending on whether you need a logic high or logic low at start-up).

Application Note 1804




FIGURE 8. LED_0 PIN APPLICATION

COAX Pin Application

For both the TW3801 and the TW3811, the SLOC signal is transmitted through the COAX_0 pin and received through COAX_I.




FIGURE 9. SLOC COAX I/O CIRCUIT

Since the SLOC signal includes base-band CVBS and must drive 75Ω, a 470μF AC-coupling capacitor is required to pass frequencies down to 50Hz (PAL vertical sync) and prevent a sagging. However, large-value electrolytics do not have very good high-frequency performance, so a 100nF is placed in parallel to accurately pass the 12MHz to 42MHz IP signal. Adding the 150nH inductor is recommended for better return loss performance. In the receive path, a 10μF AC-coupling capacitor adequately passes both the video and IP frequencies into the higher-impedance COAX_I pin.

TW3811 CVBS Output Circuit

To drive the CVBS signal onto a 75Ω cable, the video amplitude should be 2V_{P-P} with a 75Ω series source terminating resistor. Since the signal from the TW3811 is inverted and ≈0.83 V_{P-P}, an inverting amplifier with x2.4 gain is required. The low-cost solution with clamping circuit is shown in Figure 10. With this circuit, brief brightness changes may be seen for mostly-black to mostly-white (and vice-versa) scene transitions.




FIGURE 10. LOW-COST CVBS OUTPUT CIRCUIT

The best solution is to use a video driver with integrated DC-restore, as shown in Figure 11.





FIGURE 11. BETTER CVBS OUTPUT CIRCUIT

Ethernet PHY Interfacing

MII INTERFACE WITH ETHERNET PHY

The MII interface is selected if pin 53 is high at start-up (as described in Table 2), or if register 0x01[5] = 1 and register 0x01[0] = 1. The PHY interface mode is determined by the logic level of pin 93 or register 0x01[4:3] = 00 when register 0x01[0] = 1. The MII pins connect to the Ethernet PHY, as shown in Figure 12.



- NOTE:
1. LED_0 : MII mode selection and SLOC link indicator
 2. MODE_S3: Ethernet PHY interface mode


FIGURE 12. MII INTERFACE WITH ETHERNET PHY

If the PHY chip doesn't provide the TX_ER pin, leave pin 17 (TX_ER_A) unconnected. The SLOC MII interface doesn't support the CRS (carrier sense) and COL (collision detect) signals; refer to the datasheet for the PHY for instructions on what to do with those pins.

Application Note 1804

RMII INTERFACE WITH ETHERNET PHY

Some multi-channel PHY chips use the RMII interface instead of MII. RMII can be selected by keeping pin 53 (LED_0) low at power-on/after reset or by setting register 0x01[5] = 0 with register 0x01[0] = 1. There are two different designs depending on the source of the 50MHz RMII reference clock. If the 50MHz reference clock is coming from the Ethernet PHY, connect as shown in Figure 13. Register 0x01[6] must be set to 1 to use external PHY clock (that is its default setting).




NOTE:

1. LED_0 : RMII mode selection and SLOC link indicator
2. MODE_S3: Ethernet PHY interface mode

FIGURE 13. RMII INTERFACE WITH 50MHz REFERENCE CLOCK GENERATED BY PHY

Application Note 1804

If the 50MHz reference clock is not provided from the Ethernet PHY, the SLOC chip can supply the clock from pin 50 (TEST_IO/CLK50M) with register 0x01[6] = 0. The RMII connections with 50MHz clock from SLOC chip are shown in Figure 14.



NOTE:

1. LED_0 : RMII mode selection and SLOC link indicator
2. MODE_S3: Ethernet PHY interface mode
3. Set register 0x01[6] = 0 for 50MHz reference clock output from pin #50

FIGURE 14. RMII INTERFACE WITH 50MHz REFERENCE CLOCK GENERATED BY SLOC

Application Note 1804

PHY ADDRESS SETTINGS

When SLOC is in the PHY interface mode, the internal SLOC link state machine periodically checks the PHY link-status register via the MDC/MDIO management signals. In the MDIO read sequence, the Ethernet PHY address is required. SLOC generates the address of the PHY chip as a function of the SLOC chip's I²C address and the value in register 0x1E, bits[6:4] as follows:

$$\text{Ethernet PHY address} = \text{SLOC register 0x1E bits[6:4]} + \text{logic level of Pins 57 and 56}$$

Table 3 shows the first 8 of the 32 possible PHY addresses. The PHY address should be set per the PHY's datasheet to match the SLOC PHY address.

TABLE 3. ETHERNET PHY ADDRESS

ETHERNET PHY ADDRESS	REG0X1E BIT 6-4	PIN # 57	PIN# 56
0	000	0 (Low)	0 (Low)
1	000	0 (Low)	1 (High)
2	000	1 (High)	0 (Low)
3	000	1 (High)	1 (High)
4	001	0 (Low)	0 (Low)
5	001	0 (Low)	1 (High)
6	001	1 (High)	0 (Low)
7	001	1 (High)	1 (High)
8	010	0 (Low)	0 (Low)
...


ETHERNET PHY RESET APPLICATION

In early revisions of the SLOC IC, SLOC controlled the reset of the Ethernet PHY chip through pin 13. The TW3801C1 and TW3811C1 do not need to control the PHY reset. Pin 13 can be left disconnected.

SOC (CODEC) Chip Interfaces

MII INTERFACE WITH SOC

The MII interface mode is entered by taking pin 53 high during reset/power-on (see Figure 8) or setting register 0x01[5] = 1 with register 0x01[0] = 1. The SOC (CODEC) interface mode is set by tying pin 93 (MODE_S3) to 3.3V or setting register 0x01[4:3] = 01 with register 0x01[0] = 1. The MII connections to the SOC should use the MII_B pins, as shown in Figure 15. In this mode, the management interface (MDC/MDIO) is not required and the pins should be tied high to 3.3V with 10kΩ resistors.



NOTE:


1. LED_0 : MII mode selection and SLOC link indicator
2. MODE_S3: SOC (CODEC) interface mode

FIGURE 15. MII INTERFACE WITH SOC (CODEC) MODE

RMII INTERFACE WITH SOC

RMII mode is entered by taking pin 53 low during reset/power-on (see Figure 8) or setting register 0x01[5] = 0 with register 0x01[0] = 1. Since a SOC (CODEC) chip typically doesn't provide 50MHz reference clock, the 50MHz clock output from pin 50 should be enabled with register 0x01[6] = 0. In this application, the 50MHz clock should also be sent to the MII_A TX_CLK (pin 25) as shown in Figure 16.

Application Note 1804



NOTE:

1. LED_0 : RMII mode selection and SLOC link indicator
2. MODE_S3: SOC(CODEC) interface mode
3. Set register 0x01[6] = 0 for 50MHz reference clock output from pin 50

FIGURE 16. RMII INTERFACE WITH SOC (CODEC) MODE

ESD/EMI Solution

The SLOC chip will withstand electrostatic discharge up to 2kV (human body model). For higher protection on the COAX_I/O pins, additional ESD protection can be added, as shown Figure 9. Since the SLOC signal range extends to over 40MHz, low capacitance ESD devices are required to avoid signal degradation. The capacitance of the devices should not exceed 3pF. Two ESD devices have been tested and verified to work with SLOC:

- EZAEG3A (Panasonic)
- BV03CL (Bencent, China)

If EMI reduction is needed, an EMI filter can be placed on the SLOC_I/O port as well. When choosing any EMI/EMC components, check the attenuation vs. frequency characteristics, and look for frequency-dependent impedance. The SLOC signal should not be attenuated at 50MHz and below. To verify proper operation in COAX_IO path, contact Intersil application team.

SLOC Firmware

The TW3801 and TW3811 have been designed to work stand-alone (without an external micro-controller) in many applications. The default register settings are optimized for stand-alone operation, with external pins available to change the most popular settings.

However, it is possible to program additional registers inside the TW3801 and TW3811 using the I²C interface, including override the settings set by the external pins. Table 4 (TW3801) and Table 5 (TW3811) explain how to change the interface mode via software (vs the hardware pins as described in “SLOC Downlink/Uplink Throughput Settings” on page 7 and “Data Rate Vs Cable Length” on page 8). After the new interface mode is programmed, the device must be “soft” reset by writing a 1 to register 0 bit 0 before the new interface mode will be used. Please refer to the datasheet for additional information on user I²C registers.

TABLE 4. TW3801 DEVICE

INTERFACE	OPERATING MODE	I ² C SETTINGS PROCEDURE
MII interface	Ethernet PHY interface Mode	Register 0x01 = 0x61 Register 0x0A = 0x13: required manual speed setting (e.g. 36Mbps) Register 0x00 = 0x01: soft reset
	SOC interface Mode	Register 0x01 = 0x69 Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x71 Same settings are required in Reg0x0A/0x00
RMII interface with internal 50MHz clock	Ethernet PHY interface Mode	Register 0x01 = 0x01 Same settings are required in Reg0x0A/0x00
	SOC interface Mode	Register 0x01 = 0x09 Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x11 Same settings are required in Reg0x0A/0x00
RMII interface with external 50MHz clock	Ethernet PHY interface Mode	Register 0x01 = 0x41 Same settings are required in Reg0x0A/0x00
	SOC interface Mode	Register 0x01 = 0x49 Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x51 Same settings are required in Reg0x0A/0x00

Application Note 1804

TABLE 5. TW3811 DEVICE

INTERFACE	OPERATING MODE	I ² C SETTINGS PROCEDURE
MII interface	Ethernet PHY interface Mode	Register 0x01 = 0x63 Register 0x0A = 0x03: required manual speed setting (e.g. 3Mbps) Register 0x00 = 0x01: soft reset
	SOC interface Mode	Register 0x01 = 0x6B Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x73 Same settings are required in Reg0x0A/0x00
RMII interface with internal 50MHz clock	Ethernet PHY interface Mode	Register 0x01 = 0x03 Same settings are required in Reg0x0A/0x00
	SOC interface Mode	Register 0x01 = 0x0B Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x13 Same settings are required in Reg0x0A/0x00
RMII interface with external 50MHz clock	Ethernet PHY interface Mode	Register 0x01 = 0x43 Same settings are required in Reg0x0A/0x00
	SOC interface Mode	Register 0x01 = 0x4B Same settings are required in Reg0x0A/0x00
	Pass-Through Mode	Register 0x01 = 0x53 Same settings are required in Reg0x0A/0x00

SLOC Performance Check

PER (Packet Error Rate) Measurement

The SLOC chip can measure PER to check for any errors which may have occurred across the COAX link.

DOWNLINK PER

The PER should be measured in TW3811 with below register settings after the SLOC link is completed (The LED from LED_0 Pin# 53 is turned on or register 0x44 bit[5] = 1).

1. Write register 0x27 to 0x00 (Reset the PER measurement)
2. Write packet counter number into register 0x27. The number indicates 65536 packets per value. If 0x05 in the register is written, a total 327680 (5 x 65536) packets are measured.
3. Monitor register 0x43 bit[0] if it is 1. If it is 0, the error measurement is not completed.
4. After confirmed register 0x43 bit[0] = 1, read register 0x42 to 0x40. The return values of the registers are the packet error number.
 - Register 0x40[7:0] = Error count[7:0]
 - Register 0x41[7:0] = Error count[15:8]
 - Register 0x42[7:0] = Error count[23:16]
5. The values should be all zero. If not, the SLOC link generates an error and some video data will be lost.

UPLINK PER

The PER should be measured in TW3801 after the SLOC link is completed. The process to evaluate the error packets is same as downlink PER one.

SLOC Signals Evaluation

For SLOC signal evaluation, refer to the SLOC compliance document.


PCB Layout Guide

COAX_OUT and COAX_IN


The SLOC ICs generate a wide-band multiplexed signal consisting of two modulated signals and base-band CVBS extending over a 0 to 42MHz range. It is important to route the signal traces carefully to minimize distortion and crosstalk, and achieve maximum COAX cable length.

Routing advice:

- Place components (coupling capacitors and load resistor) so that the traces are as straight and short as possible.
- Avoid right-angle bends in the traces to minimize signal reflection. Use a 45° design rule.
- Traces should have a characteristic impedance of 75Ω impedance. Other than 75Ω will increase reflections and affect signal quality.
- Breaks in the ground plane can also cause impedance mismatch – make sure all high speed signals run over a constant ground plane.
- Avoid vias – they also introduce impedance mismatch.
- Avoid routing the traces near digital signals and clock traces.
- To avoid unwanted coupling between COAX_OUT and COAX_IN traces, keep the spacing as far apart as possible until they are combined (after the coupling capacitors)



- Don't make a "T" as shown below. This degrades return loss and may reduce maximum COAX cable length.



LOAD_DRV (Pin 66)

The signal on this pin generates the output current that is mirrored onto the COAX_OUT pin. If the LOAD_DRV signal couples into the COAX_OUT signal, SLOC performance can be degraded.

- Place the 75Ω LOAD_DRV resistor on the bottom side of the PCB and route the trace in the opposite direction of the COAX_OUT trace. This will minimize interference between both signals.
- Place the resistor as closely to the pin as possible, as shown below.



CVBS Input for TW3801

- Place the 75Ω termination resistor as closely as possible to the TW3801 and use a ceramic AC-coupling capacitor to minimize reflection caused by impedance mismatch.
- Avoid routing any digital, COAX_OUT, or COAX_IN signals near the CVBS_IN trace (even if CVBS_IN runs on a different PCB layer).

CVBS Output for TW3811


CVBS_OUT (pin 68) is located between COAX_OUT and COAX_IN, but should be as isolated from both COAX_OUT and COAX_IN as possible.

- Route the trace in a perpendicular direction to COAX_OUT and COAX_IN on a different layer to reduce cross-coupling effects each other.

Application Note 1804


Power Distribution

The SLOC ICs require two regulated supply voltages: 1.8V for digital core and 3.3V for analog and digital I/O. Since the 3.3V for analog and digital I/O usually comes from the same regulator, the power traces (or planes) should be designed to minimize the common impedance. Also, the spacing between the digital and analog power traces (or plane) should be enough to reduce unwanted coupling (25mils or more).




Decoupling Capacitors for Power Pins

All power pins should have a 0.1 μ F capacitor decoupling on their supply lines, with the capacitors placed as close to the VDD and analog power pins as possible. When power is supplied through a via, avoid placing the via between the capacitor and the power pin. Current should flow from power plane (trace) \rightarrow decoupling capacitor \rightarrow power pin, as shown below.




Ground Considerations

Intersil recommends a single ground under the TW3801/TW3811 to avoid ground potential differences between analog and digital ground pins. However, it is also important to prevent the ground current from one source (such as the crystal oscillator) to couple into the ground of another group (i.e. analog). To satisfy both requirements, one technique is to partially split the GND plane around a noise source to direct the current. For example:




Multi-Channel Design

For a multi-channel (NVR, DVR, etc.) SLOC design, additional steps should be taken to achieve the best performance. It is important to avoid coupling not only between up- and down-link signals, but also between each channel. Separate power and ground planes between each channel, joined together at the common point (in this case the switch) are necessary.



Application Note 1804



Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.