THIS REVISION	NOTICE N DESCRIBED BELOW	OF REVISIO / HAS BEEN / LISTED.	N (NOR) AUTHORIZED FOR	THE DOCUMENT	1. DATE <i>(YYMMDD)</i> 96-06-18	Form Approved OMB No. 0704- 0188	
Public reporting bu instructions, searc collection of inform including suggesti Information Operat	urden for this collection is e ching existing data sources nation. Send comments re ons for reducing this burde tions and Reports, 1215 Je	estimated to aver , gathering and r garding this burd en, to Departmer efferson Davis H	rage 2 hours per respon maintaining the data ne den estimate or any oth t of Defense, Washino ighway, Suite 1204, Ai	nse, including the time f eded, and completing a er aspect of this collect tion Headquarters Serv lington, VA 22202-4302	or reviewing ind reviewing the ion of information, vices, Directorate for 2, and to the Office of	2. PROCURING ACTIVITY NO.	
Management and PLEASE DO NOT FORM TO THE G NUMBER LISTED	ublic reporting burden for this collection is estimated to average 2 hours per response, including the time for reviewing structions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the illection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, cluding suggestions for reducing this burden, to Department of Defense, Washingtion Headquarters Services, Directorate for formation Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of anagement and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503. LEASE DO NOT RETURN YOUR COMPLETED FORM TO EITHER OF THESE ADDRESSED. RETURN COMPLETED DRM TO THE GOVERNMENT ISSUING CONTRACTING OFFICER FOR THE CONTRACT/ PROCURING ACTIVITY <u>UMBER LISTED IN ITEM 2 OF THIS FORM</u> .						
4. ORIGINATOR	INATORb. ADDRESS (Street, City, State, Zip Code)5. CuDefense Electronics Supply Center				5. CAGE CODE 67268	6. NOR NO. 5962-R145-96	
a. TYPED NAM Initial, Last)	ΛΕ (First, Middle	1507 Wilmi Dayton, O⊦	1 45444-5765		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-90946	
9. TITLE OF DO MICROCIRC	OCUMENT UIT, DIGITAL, 32-BIT	MICROPRO	CESSOR.	10. REVISION LE	TTER	11. ECP NO.	
FLOATING PO MONOLITHIC	INT UNIT AND ME		AGEMENT UNIT,	a. CURRENT C	b. NEW D	N/A	
12. CONFIGUE All	RATION ITEM (OR SY	′STEM) TO W	HICH ECP APPLI	ES			
13. DESCRIPTIO	N OF REVISION						
Revis Revis Revis Rev s Sheet 8: Add th Note: A the index the top (Se	sions Itr column; add "B". sions description column; a sions date column; add "96 sion level block; change fro status of sheets; for sheet 1 the following: A terminal 1 identification r a corner and is the terminal the figure 2). the status of revision level to a status of revision level to	-06-18". m "C" to 'D". I, 8 change from nark shall be loc in the center of	"C" to "D". ated in the index corne	r. However, terminal 1			
	IN FOR GOVERNMENT U	JSE ONLY					
a. (X one)	X (1) Existing docume	ent supplemente	d by the NOR may be u	used in manufacture.			
	(2) Revised docume	ent must be rece	ived before manufactu	rer may incorporate this	change.		
	(3) Custodian of ma	aster document s	shall make above revisi	on and furnish revised o	document.		
b. ACTIVITY AUT DESC-ELD	HORIZED TO APPROVE	E CHANGE FOF	R GOVERNMENT	c. TYPED NAME (Fin Monica L. Poelking	st, Middle Initial, Last)		
d. TITLE Chief, Custom M	<i>licroelectronics</i>		e. SIGNATURE Monica L. Poelking			f. DATE SIGNED (YYMMDD) 96-06-18	
15a. ACTIVITY AC	CCOMPLISHING REVISIO	NC	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)	
DESC-ELD			Thomas M. Hess			96-06-18	
DD Form 1695, APR 92 Previous editions are obsolete.							

			1. DATE <i>(YYMMDD)</i> 93-11-04	Form Approved OMB No. 0704-0188
THIS REVISION DESCRIBED BELOW HA				
Public reporting burden for this collection is e instructions, searching existing data sources collection of information. Send comments re including suggestions for reducing this burde Information Operations and Reports, 1215 Je Management and Budget, Paperwork Reduci PLEASE DO NOT RETURN YOUR COMPI FORM TO THE GOVERNMENT ISSUING O NUMBER LISTED IN ITEM 2 OF THIS FOR	estimated to average 2 hours per res , gathering and maintaining the data garding this burden estimate or any en, to Department of Defense, Wash efferson Davis Highway, Suite 1204 tion Project (0700-0188) Washingt	ponse, including the time needed, and completing a other aspect of this collect ingtion Headquarters Sen Arlington, VA 22202-430: p. DC 22503	for reviewing and reviewing the tion of information, vices, Directorate for 2, and to the Office of	2. PROCURING ACTIVITY NO.
PLEASE DO NOT RETURN YOUR COMPL FORM TO THE GOVERNMENT ISSUING NUMBER LISTED IN ITEM 2 OF THIS FOR	ETED FORM TO EITHER OF THE CONTRACTING OFFICER FOR T M.	ESE ADDRESSED. RET HE CONTRACT/ PROCL	URN COMPLETED RING ACTIVITY	3. DODAAC
4. ORIGINATOR	b. ADDRESS (Street, City, State, Defense Electronics Supply Cer 1507 Wilmington Pike	Zip Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R012-96
a. TYPED NAME (First, Middle Initial, Last)	Dayton, OH 45444-5765		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-90946
9. TITLE OF DOCUMENT MICROCIRCUIT, DIGITAL, 32-BIT MICR FLOATING POINT UNIT AND MEMORY	OPROCESSOR, MANAGEMENT LINIT	10. REVISION LETT	ER	11. ECP NO.
MONOLITHIC SILICON	MANAGEMENT ONT,	a. CURRENT B	b. NEW C	
12. CONFIGURATION ITEM (OR SYSTEM All) TO WHICH ECP APPLIES		•	•
13. DESCRIPTION OF REVISION				
Sheet 1: Revisions Itr column; add "C". Revisions description column; a Revisions date column; add "93 Revision level block; add "C". Rev status of sheets; For sheet Sheet 13: Figure 2. Terminal connections	s 1, 13, and 14 add "C".	OR 5962-R012-94".		
Change signal pin# 1 from:BE ₀	to: BE			
Change signal pin# 2 from: BE_3	0			
0	0			
Change signal pin# 3 from: REA				
Change signal pin# 4 from: BE ₁	'_			
Change signal pin# 6 from: DT/I	R to:DT/R			
Change signal pin# 8 from: W/R	to: W/R.			
Change signal pin# 13 from: AL	E to: ALE.			
Change signal pin # 15 from: AI	DS to: ADS.			
Revison level block; add"C".				
	105 01111			
14. THIS SECTION FOR GOVERNMENT L	JSE UNLY			
a. (X one) X (1) Existing docume	ent supplemented by the NOR may	be used in manufacture.		
(2) Revised docume	ent must be received before manufa	cturer may incorporate this	s change.	
(3) Custodian of ma	aster document shall make above re	vision and furnish revised	document.	
b. ACTIVITY AUTHORIZED TO APPROVE	CHANGE FOR GOVERNMENT	c. TYPED NAME (Fi	rst, Middle Initial, Last)	
DESC-ECC		Monica L. Poelking		
d. TITLE	e. SIGNATURE			f. DATE SIGNED
Chief, Custom Microelectronics	Monica L. Poel	ing		(<i>YYMMDD</i>) 93/11/04
15a. ACTIVITY ACCOMPLISHING REVISIO	DN b. REVISION CC	MPLETED (Signature)		c. DATE SIGNED
DESC-ECC	Jeffery Tunstall	- ,		(<i>YYMMDD</i>) 93/11/04
DD Form 1605 ABB 02				

DD Form 1695, APR 92

Previous editions are obsolete.

 Document No.:
 5902-90946

 Revision:
 C

 NOR No.:
 5962-R1012-94

 Sheet:
 1 of 2

10. Description of Revision- Continued.

Change signal pin # 28 from: BADAC to: \overline{BACDC} . Change signal pin # 56 from: LAD_1 to LAD_0 . Change signal pin # 58 from: INT_3 to INT_3 . Change signal pin # 75 from: INT_0 to $\overline{INT_0}$. Change signal pin # 160 from: LOCK to \overline{LOCK} . Change signal pin # 161 from: FAIL to FAIL. Change signal pin # 162 from: DEN to \overline{DEN} . Change signal pin # 163 from: BE to \overline{BE}_2 . Revision level block; add "C".

Sheet 14: Figure 2. Terminal connections:

Change signal pin # 1 from: BE_0 to: $\overline{BE_0}$. Change signal pin # 2 from: BE_3 to: BE_3 . Change signal pin # 3 from: READY to: READY . Change signal pin # 4 from: BE_1 to: \overline{BE}_1 . Change signal pin # 6 from:DT/R to: DT/\overline{R} . Change signal pin # 8 from: W/R to: W/ \overline{R} . Change signal pin # 13 from: ALE to: ALE. Change signal pin # 15 from: ADS to: ADS. Change signal pin # 28 from: BADAC to: \overline{BADAC} . Change signal pin # 56 from: LAD₁ to:LAD₀. Change signal pin # 58 from: INT_3 to: \overline{INT}_3 . Change signal pin # 75 from: INT_0 to: INT_0 . Change signal pin # 160 from: LOCK to: LOCK. Change signal pin # 161 from: FAIL to: FAIL. Change signal pin # 162 from: DEN to: DEN. Change signal pin # 163 from: BE to: \overline{BE}_2 . Revision level block; add "C".

	1							1		ONS			1				1			
LTR					D	DESCF	RIPTIO	N					DA	TE (YR	-MO-DA	A)		APPR)
А	Add char	case c nges th	outline rough	Y, corr out.	ect as	sociate	ed para	agraph	s and t	tables.	Edito	orial	92-06-24				Tim Noh			
В	Add	device	94, 0	5, 06. I	Editoria	al char	nges th	rough	out.			93-02-12				Monica Poelking				
THE ORIGIN/	AL FIR	ST PA	<u>GE OI</u>	THIS	DRAV	VING	HAS B	BEEN F	REPLA	CED										
THE ORIGIN, REV	AL FIR:	ST PA	GE OI	THIS	DRAV	WING	HAS B	EEN F	REPLA	CED										
	AL FIR	ST PA	GE OI	THIS	DRAV	WING	HAS B	BEEN F	REPLA	CED										
REV	AL FIR:	ST PA	GE OI	F THIS	DRAV	WING	HAS B	BEEN F	REPLA	СЕD	В	В	В	В	В	В	В	В		
REV SHEET											В 25	В 26	B 27	В 28	В 29	B 30	B 31	В 32		
REV SHEET REV SHEET REV STATU	в 15 S	В	В	В	B 19	В	В	В	В	В									В	В
REV SHEET REV SHEET	в 15 S	В	В	B 18	В 19	В	В 21	В 22	В 23	В 24	25	26	27	28	29	30	31	32	B 13	
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	B 15 S	B 16	В	B 18 RE\ SHE PRE	В 19	в 20	B 21 B 1	В 22 В	В 23 В	В 24 В	25 B 5	26 B	27 B 7 ELECT	28 B 8	29 B 9	30 B 10	31 B 11	32 B 12		
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STANE	B 15 S	в 16 IZED Y	В	B 18 RE\ SHE PRE Chris	B 19 / EET PARE stophe	B 20 D BY er A. R	B 21 B 1	В 22 В	В 23 В	В 24 В	25 B 5	26 B 6	27 B 7 ELECT	28 B 8	29 B 9 CS SL	30 B 10	31 B 11	32 B 12		
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STANE MIL DR. THIS DRAWI	B 15 S DARD ITAR AWIN	B 16 IZED Y G	B 17	B 18 RE\ SHE Chris CHE Tim I	B 19 / EET PARE stophe	B 20 D BY or A. Ra BY	B 21 B 1 auch	В 22 В	В 23 В	B 24 B 4 MICI FLO	25 B 5 DEFE ROCIF	26 B 6	27 B 7 ELECT DA	28 B RONI YTON	29 B 9 CS SL , OHIC	30 B 10 IPPLY 4544	31 B 11 CENT	32 B 12 ER	13 DR,	14
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STANE MIL DR. THIS DRAWI	B 15 S DARD ITAR AWIN NG IS A ISE BY RTMEN NCIES	B 16 IZED Y G AVAILA ALL NTS OF THI	B 17 BLE	B 18 RE\ SHE Chris CHE Tim I APP Willia	B 19 / EET CKED Noh ROVE am K.	B 20 D BY or A. R: BY ED BY Heckn	B 21 B 1 auch	B 22 B 2	B 23 B 3	B 24 4 4 MICI FLO MON	25 B DEFE ROCIE	26 B 6 ENSE I S POIN HIC SI	27 B 7 ELECT DA , DIGIT IT UNI LICON	28 B 8 TRONI YTON TAL, 32 T AND	29 B 9 CS SL , OHIC	30 B 10 IPPLY 4544	31 B 11 CENT 44	32 B 12 ER CESSC GEME	13 DR, NT UN	14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STANE MIL DR/ THIS DRAWI FOR L DEPA AND AGE	B 15 S DARD ITAR AWIN NG IS A ISE BY RTMEN NCIES NT OF	B 16 IZED Y G AVAILA ALL NTS OF THI	B 17 BLE	B 18 RE\ SHE Chris CHE Tim I APP Willia	B 19 / EET CKED Noh ROVE am K.	B 20 D BY or A. R BY ED BY Heckn 30	B 21 B 1 auch	B 22 B 2	B 23 B 3	B 24 B 4 MICI FLO	25 B DEFE ROCIE	26 B 6 ENSE I S POIN HIC SI	27 B 7 ELECT DA	28 B 8 TRONI YTON TAL, 32 T AND	29 B 9 CS SL , OHIC	30 B 10 IPPLY 4544	31 B 11 CENT 44	32 B 12 ER	13 DR, NT UN	14


JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Speed
01 02 03 04 05 06	80960MC-16 80960MC-20 80960MC-25 80960XA-16 80960XA-20 80960XA-25	32-bit microprocessor with floating point and MMU 32-bit microprocessor with floating point and MMU	16 MHz 20 MHz 25 MHz 16 MHz <u>1</u> / 20 MHz <u>1</u> / 25 MHz <u>1</u> /
1.2.3 Device cla	ass designator. The de	vice class designator shall be a single letter identifying	the product assurance level as follows:
Device cla	ss <u>Device req</u>	uirements documentation	
М		-certification to the requirements for non-JAN class B s in accordance with 1.2.1 of MIL-STD-883	
B or S	Certification	and qualification to MIL-M-38510	

Q or V Certification and gualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. For device classes M, B, and S, case outline(s) shall meet the requirements in appendix C of MIL-M-38510 and as listed below. For device classes Q and V, case outline(s) shall meet the requirements of MIL-I-38535, appendix C of MIL-M-38510, and as listed below.

P-AF (132-pin, 1.480" x 1.480" x .345"), pin grid array package See figure 1 (164-terminal, 1.140" x 1.140" x .115"), leaded chip carrier with unformed leads.

1/ Devices 04, 05 and 06 have a 33rd tag bit to distinguish data from object pointer.

Case outline

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	2

DESC FORM 193A JUL 91

Outline letter

Y

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 2/

Storage temperature range	2.6 W +275°C	+150°C V _{CC} +0.5 V STD-1835					
1.4 <u>Recommended operating conditions</u> .							
Case operating temperature range (T _C) Supply voltage (V _{CC})	-55° C to 4.75 V do	+125°C to 5.25 V dc					
1.5 Digital logic testing for device classes Q and V.							
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX perce	nt <u>2</u> /					
2. APPLICABLE DOCUMENTS							
2.1 <u>Government specifications, standards, bulletin, and handbook</u> . bulletin, and handbook of the issue listed in that issue of the Depa in the solicitation, form a part of this drawing to the extent specified	rtment of Defense	specified, the following speci Index of Specifications and	ifications, standards, Standards specified				
SPECIFICATIONS							
MILITARY							
MIL-M-38510 - Microcircuits, General Specification for. MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.							
STANDARDS							
MILITARY							
MIL-STD-480- Configuration Control-Engineering ChMIL-STD-883- Test Methods and Procedures for MicMIL-STD-1835- Microcircuit Case Outlines.		and Waivers.					
BULLETIN							
MILITARY							
MIL-BUL-103 - List of Standardized Military Drawings	(SMD's).						
HANDBOOK							
MILITARY							
MIL-HDBK-780 - Standardized Military Drawings.							
(Copies of the specifications, standards, bulletin, and handbook functions should be obtained from the contracting activity or as dir	required by manu ected by the contr	facturers in connection with acting activity.)	specific acquisition				
1/ Values will be added when they become available.							
STANDARD MILITARY DRAWING	SIZE A		5962-90946				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 3				

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Functional block diagram</u>. The functional block diagram shall be as specified on figure 3.

3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.

3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-ECS of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.

3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).

3.11 Serialization for device class S. All device class S devices shall be serialized in accordance with MIL-M-38510.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	4

Test	 Symbol 	 Conditions -55°C ≤ T _C ≤ +125°0	C	 Group A subgroups	 Device type	 <u>Limits</u> 		Unit
		1/ unless otherwise specifi				Min <u>2</u> /	Max	<u> </u>
Input low voltage	VIL	 _		1,2,3	All	-0.3	+0.8	V
Input high voltage	V _{IH}					2.0	<u>2</u> / V _{CC} +0.3	
CLK2 input low voltage	V _{CL}					-0.3	+0.8	
CLK2 input high voltage	IV _{CH}					0.55 V _{CC}	 V _{CC} +0.3	
Output low voltage	V _{OL}	 Address/data = 4.0 mA Control = 5.0 mA Open-drain outputs = 25	mA				0.45	
Output high voltage <u>3</u> /	V _{OH}	 Address/data = -1.0 mA Control = -0.9 mA ALE = -5.0 mA				2.4		
Power supply current	lcc	V _{CC} 16 MHz 20 MHz 25 MHz	= V _{CC} Max		 01,04 02,05 03,06		 375 420 480	mA
Input leakage current	 I _{L1}	V _{IN} = V _{CC} max			 All	0	+15	μA
		V _{IN} = 0.0 V				0	 -15	
Output leakage current	LO	V _{OUT} = V _{CC} max			 	0	 +15	
		V _{OUT} = 0.0 V				0	-15	
Input and clock capacitance	IC _{IN} , IC _{CLK}	 f _c = 1 MHz see 4.4.1c		 4 			10	pF
I/O or output capacitance	C _{OUT}						12	
Functional testing	 	See 4.4.1b		7,8	 	 	 	
Processor clock period		V _{IN} = 1.5 V		9,10,11	01,04 02,05 03,06	31.25 25 20	125 125 125 125	ns
Processor clock low time	T2	V _{IL} = 1.0 V		 	 01,04 02,05 03,06	8 6 5		
See footnotes at end of table	9.							
			SIZE A				59	62-90946
MILITA DEFENSE ELECTR	RY DRAWI			DEV	ISION LE	-\/_1	SHE	

Test	Symbol	Conditions		Device	Limit	<u>S</u>	Unit
		$\begin{array}{c c} -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ 1/ \\ \hline unless otherwise specified \end{array}$	subgroups	type	Min	Max	
Processor clock high time	T ₃	V _{IH} = 2.55 V	9,10,11	 01,04 02,05 03,06	8 6 5		ns
Processor clock fall time <u>2</u> /	T ₄	V _{IN} = 90% to 10% point		 All 		10	
Processor clock rise time <u>2</u> /	 T ₅ 	V _{IN} = 10% to 90% point		 All 		10	
Output valid delay	T ₆	C _L = 100 pF (LAD) C _L = 75 pF (controls)		01,04	2	25	
		C _L = 60 pF (LAD) C _L = 50 pF (controls)		02,05 03,06	2	20	
Holda output valid delay	T _{6h}	С _L = 75 рF		01,04 05,06	4	31	
		С _L = 50 рF		02	4	26	
ALE width	T ₇	C _L = 75 pF		01,04	15		
		С _L = 50 рF		02,05	12 12		
ALE invalid delay <u>2/ 4</u> /	T ₈	C _L = 75 pF		01,04	0	20	
		C _L = 50 pF		02,05	0	20 20	
Output float delay <u>2</u> / <u>4</u> /	T ₉ 	IC _L = 100 pF (LAD) IC _L = 75 pF (controls)		01,04	2	20	
		C _L = 60 pF (LAD) C _L = 50 pF (controls)		02,05	2	20	
Holda output float delay	 T _{9h} 	С _L = 75 рF		 01,04 05,06	4	20	
		С _L = 50 рF		02 03	4	20	
See footnotes at end of table	3.						

Α

REVISION LEVEL

В

5962-90946

6


SHEET


DESC FORM 193A JUL 91 STANDARD

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

Test	Symbol	Symbol Conditions		Device	Limit	s	Unit
		$\begin{array}{c} -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ 1/ \\ \text{unless otherwise specified} \end{array}$	subgroups	type	Min	Max	
Input setup 1 <u>5</u> /	T ₁₀		9,10,11	All	3		ns
Input hold <u>5</u> /	T ₁₁			All	5		
Hold input hold	T _{11h}	С _L = 50 рF		All	4		
Input setup 2	 T ₁₂			01,04 02,05 03,06	8 7 7		
Setup to ALE inactive	T ₁₃	C _L = 100 pF (LAD) C _L = 75 pF (controls)		 01,04 	10		
		$ C_L = 60 \text{ pF (LAD)}$ $ C_L = 50 \text{ pF (controls)}$		02,05	 10 8		
Hold after ALE inactive	 T ₁₄ 	C _L = 100 pF (LAD) C _L = 75 pF (controls)		 01,04 	8		
		$ C_L = 60 \text{ pF (LAD)}$ $ C_L = 50 \text{ pF (controls)}$		 02,05 03,06	 8 8		
Reset hold	T ₁₅			All	3		
Reset setup	T ₁₆			 All	5		
Reset width	T ₁₇	41 CLK2 periods minimum		 01,04 02,05 03,06	 1281 1025 820		
3/ Not measured on oper	n-drain outpu s when the m	naximum output current becomes		o ≤ VCC ed, to the	≤ 5.25 V ∋ limits sp	ecified in t	able I.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	7





	Min	Max	Min	Max	
A	.088	.115	2.23	2.92	
A ₁	.078	 .094 	 1.98 	2.39	
A ₂	.006	.012	0.15	0.30	
В	.007	 010	0.18	0.25	
с	.004	.006	0.10	0.15	
D	2.500	2.520	63.50	64.01	
D ₁	1.120	 1.140	28.45	28.96	
D ₂	 1.00 B/	ASIC	25.40 BASIC		
D ₃	 .500 B/	ASIC	12.70 BASIC		
e ₁	.023	.027	0.58	0.69	
Н	 1.150 E	BASIC	29.21 BASIC		
 H ₁	 2.30 B/	ASIC	58.42 BASIC		
H ₂	 .650 B/	ASIC	16.51 BASIC		
 L	.365	.395	 9.27	10.03	
N	1	64 TERM	INALS	ļ	
s	.060	.080	1.52	2.03	
S ₁	.060	.076	 1.52	1.93	

Millimeters

T

i

Т

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	9

Case X

Devices 01, 02, 03

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_		NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	v _{cc}	-
Р	V _{CC}	0	0	0	0	0	0	0	0	0	0	0	0	0	Ρ
N	v _{ss}	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	N
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
м	NC	NC	v _{ss}	v _{ss}	v _{cc}	NC	NC	NC	NC	v _{ss}	v _{cc}	NC	NC	NC	м
		0	0									0	0	0	
L	DEN		vcc									v _{ss}	NC	NC	L
		0	0									0	0	0	
К	BE3	FAIL	v _{ss} O									Vcc	NC	NC O	К
J	DT/R	O BE ₂										O NC	O NC	NC	
J	0	0	0									NL O	NL O	0	J
н	W/R	BEO	LOCK			80	ттом у	TFW				NC	NC	NC	н
	0	0	0			00		104				0	0	0	
G	LAD 30	READ	r BE ₁									NC	NC	NC	G
	0	0	0									0	0	0	
F	1		CACHE									NC	NC	NC	F
-		0	0									0	0	0	_
E	0	3 LAD ₂₆ O	LAD ₂₇									NC O	v _{ss}	NC O	E
D		ADS										vcc	NC	NC	D
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
С	HOLD	-	BADAC	v _{cc}	-	LAD 20	-	-	LAD3		v _{ss}		INT ₁	INT	С
	0	0	0	0	0	0	0	0	0	0	0	0	°o '	0	
в	LAU23	LAD24	LAD 22	LAD21	LAD18	LAD ₁₅	LAD12	LAD10	LAD ₆	LAD2	CLK2	LAD	RESET	v _{ss}	в
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Α	V _{CC}	۷ _{SS}	LAD19	LAD17	LAD16	LAD14	LAD11	LAD9	LAD7	LAD5	LAD4	LAD1	INT 2	v _{cc}	Α
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	


FIGURE 2. Terminal connections.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	10

Case X

Devices 04, 05, 06

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	_
-	0 V	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	0 v	o v _{cc}	
Р	v _{cc} O	0	0	0	0	0	0	0	0	0	0	0	v _{ss} O	0	P
N	v _{ss} O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	NC O	N
м	NC	v _{cc}	v _{ss}	v _{ss}	v _{cc}	NC	NC	NC	NC	v _{ss}	v _{cc}	NC	NC	NC O	м
L	DEN	O NC										o v _{ss}	O NC	NC	L
к		O FAIL	o v _{ss}									o v _{cc}	O NC	O NC	к
	O_ DT/R	O BE ₂	0									0	0	0	
J	O W/R	<u>0</u>) 0									NC O	NC O	NC O	J
н	W/R O	BE ₀	O LOCK O			80	TTOM	VIEW				NC O	NC O	NC O	н
G	LAD 30	READ	BE1									NC	NC	NC	G
F	LAD ₂₉	O 1 LAD 31	O CACHE									O NC	O NC	O NC	F
ε		O 1 LAD ₂₆	0									O NC	o v _{ss}	O NC	ε
	0	0	0									0	O NC	O NC	
D	ALE	0	HLDA O	0	0	0	0	0	0	0	0	v _{cc} O	0	0	D
C	HOLD	0	BADAC	0	0	LAD ₂₀ O	0	0	LAD ₃ O	0	v _{ss} O	0	O INT1	0	С
В	LAD23	LAD24	LAD 22	LAD ₂₁	LAD18	LAD15	LAD	2 ^{LAD} 10	LAD ₆	LAD2	CLK2	LAD	RESET	v _{ss}	В
A	v _{cc}	0 V _{SS}		O LAD ₁₇			O LAD ₁₁	O LAD ₉	O LAD ₇	O LAD ₅		O LAD ₁		o v _{cc}	A
	1	2	3	4 FIGL	5 JRE 2	6 . <u>Term</u>	7 inal co	8 onnectic	9 ons - C	10 ontinu	11 ued.	12	13	14	
	-	TAND/ ARY DI		G					ize A						5962-90946
DEFENSE	MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444							F	REVISI	ON LE' B	VEL		SHEET 11		



Downloaded from Arrow.com.

Case Y

Devices 01, 02, 03

Pin	Signal	Pin	Signal	Pin	Signal	pin	Signal
1	BE ₀	42	LAD ₁₁	83	NC	124	NC
2	BE3	43	LAD ₁₂	84	V _{CC}	125	V _{SS}
3	READY	44	LAD ₉	85	NC	126	V _{CC}
4	BE ₁	45	LAD ₁₀	86	NC	127	NC
5	CACHE	46	LAD ₇	87	V _{SS}	128	NC
6	DT/R	47	LAD ₈	88	NC	128	NC
7	LAD ₃₁	48	LAD ₅	89	NC	130	NC
8	W/R	49	LAD ₆	90	NC	131	NC
9	LAD ₂₉	50	LAD ₄	91	NC	132	NC
10	LAD ₃₀	51	LAD ₁	92	NC	133	NC
11	LAD ₂₇	52	CLK ₂	93	NC	134	NC
12	LAD ₂₈	53	INT ₂	94	NC	135	NC
13	ALE	54	LAD ₃	95	NC	136	NC
14	LAD ₂₆	55	LAD ₂	96	NC	137	NC
15	ADS	56	LAD ₁	97	NC	138	NC
16	HLDA	57	RESET	98	NC	139	NC
17	NC	58	INT ₃	99	NC	140	NC
18	V _{SS}	59	INT ₁	100	V _{CC}	141	NC
19	V _{CC}	60	V _{SS}	101	NC	142	NC
20	V _{SS}	61	V _{CC}	102	NC	143	NC
21	V _{CC}	62	V _{SS}	103	V _{SS}	144	NC
22	V _{CC}	63	V _{CC}	104	NC	145	NC
23	V _{SS}	64	V _{SS}	105	NC	146	NC
24	V _{CC}	65	V _{CC}	106	NC	147	NC
25	V _{SS}	66	V _{SS}	107	NC	148	NC
26	V _{CC}	67	V _{CC}	108	NC	149	NC
27	HOLD	68	NC	109	NC	150	NC
28	BADAC	69	NC	110	NC	151	NC
29	LAD ₂₅	70	NC	111	NC	152	NC
30	LAD ₂₄	71	NC	112	NC	153	V _{SS}
31	LAD ₂₃	72	NC	113	NC	154	V _{CC}
32	LAD ₂₁	73	NC	114	NC	155	NC
33	LAD ₂₂	74	NC	115	NC	156	NC
34	LAD ₁₉	75	INT ₀	116	NC	157	NC
35	LAD ₂₀	76	NC	117	NC	158	V _{SS}
36	LAD ₁₇	77	NC	118	NC	159	NC
37	LAD ₁₈	78	NC	119	V _{SS}	160	LOCK
38	LAD ₁₆	79	NC	120	V _{CC}	161	FAIL
39	LAD ₁₅	80	NC	121	NC	162	DEN
40	LAD ₁₄	81	NC	122	NC	163	BE
41	LAD ₁₃	82	NC	123	NC	164	V _{SS}

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	13


Case Y


Devices 04, 05, 06


Pin	Signal	Pin	Signal	Pin	Signal	pin	Signal
1	BE ₀	42	LAD ₁₁	83	NC	124	NC
2	BE3	43	LAD ₁₂	84	V _{CC}	125	V _{SS}
3	READY	44	LAD ₉	85	NC	126	V _{CC}
4	BE ₁	45	LAD ₁₀	86	NC	127	NC
5	CACHE/TAG	46	LAD ₇	87	V _{SS}	128	NC
6	DT/R	47	LAD ₈	88	NC	128	NC
7	LAD ₃₁	48	LAD ₅	89	NC	130	NC
8	W/R	49	LAD ₆	90	NC	131	NC
9	LAD ₂₉	50	LAD ₄	91	NC	132	NC
10	LAD ₃₀	51	LAD ₁	92	NC	133	NC
11	LAD ₂₇	52	CLK ₂	93	NC	134	NC
12	LAD ₂₈	53	INT ₂	94	NC	135	NC
13	ALE	54	LAD ₃	95	NC	136	NC
14	LAD ₂₆	55	LAD ₂	96	NC	137	NC
15	ADS	56	LAD ₁	97	NC	138	NC
16	HLDA	57	RESET	98	NC	139	NC
17	NC	58	INT ₃	99	NC	140	NC
18	V _{SS}	59	INT ₁	100	V _{CC}	141	NC
19	V _{CC}	60	V _{SS}	101	NC	142	NC
20	V _{SS}	61	V _{CC}	102	NC	143	NC
21	V _{CC}	62	V _{SS}	103	V _{SS}	144	NC
22	V _{CC}	63	V _{CC}	104	NC	145	NC
23	V _{SS}	64	V _{SS}	105	NC	146	NC
24	V _{CC}	65	V _{CC}	106	NC	147	NC
25	V _{SS}	66	V _{SS}	107	NC	148	NC
26	V _{CC}	67	V _{CC}	108	NC	149	NC
27	HOLD	68	NC	109	NC	150	NC
28	BADAC	69	NC	110	NC	151	NC
29	LAD ₂₅	70	NC	111	NC	152	NC
30	LAD ₂₄	71	NC	112	NC	153	V _{SS}
31	LAD ₂₃	72	NC	113	NC	154	V _{CC}
32	LAD ₂₁	73	NC	114	NC	155	NC
33	LAD ₂₂	74	NC	115	NC	156	NC
34	LAD ₁₉	75	INT ₀	116	NC	157	NC
35	LAD ₂₀	76	NC	117	NC	158	V _{SS}
36	LAD ₁₇	77	NC	118	NC	159	NC
37	LAD ₁₈	78	NC	119	V _{SS}	160	LOCK
38	LAD ₁₆	79	NC	120	V _{CC}	161	FAIL
39	LAD ₁₅	80	NC	121	NC	162	DEN
40	LAD ₁₄	81	NC	122	NC	163	BE
41	LAD ₁₃	82	NC	123	NC	164	V _{SS}


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	14





























4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes M, B, and S.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. For device class M, the test circuit shall be submitted to DESC-ECS for review with the certificate of compliance. For device classes B and S, the test circuit shall be submitted to the qualifying activity.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be submitted to DESC-ECS with the certificate of compliance and shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535 and as detailed in table IIB herein.
- 4.3 Qualification inspection.

4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.2 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	26

c. Subgroup 4 (C_{IN}, C_{CLK}, and C_{OUT}) shall be measured only for the inital qualification and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.

4.4.2 Group B inspection. The group B inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

- 4.4.3.1 Additional criteria for device classes M, B, and S. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition C or D. For device class M, the test circuit shall be submitted to DESC-ECS for review with the certificate of compliance. For device classes B and S, the test circuit shall be submitted to the qualifying activity.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.3.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The steady-state life test circuit shall be submitted to DESC-ECS with the certificate of compliance and shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535.

Test requirements		Subgroups nod 5005, table	Subgroups (per MIL-I-38535, table III)		
	Device class M	Device class B	Device class S	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1,7		1,7
Final electrical parameters (see 4.2)	<u>1</u> / 1,2,3,7, 8,9,10,11	<u>1/</u> 1,2,3,7, 8,9,10,11	<u>2</u> / 1,2,3,7, 8,9,10,11	<u>1/</u> 1,2,3,7, 8,9,10,11	<u>2/</u> 1,2,3,7, 8,9,10,11
Group A test requirements (see 4.4)	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11
Group B end-point electrical parameters (see 4.4)			1,2,3		
Group C end-point electrical parameters (see 4.4)	2,8a,10	2,8a,10	2,7,8a,10	2,8a,10	2,7,8a,10
Group D end-point electrical parameters (see 4.4)	2,8a,10	2,8a,10	2,7,8a,10	2,8a,10	2,8a,10
Group E end-point electrical parameters (see 4.4)	2,8a,10	2,8a,10	2,8a,10	2,8a,10	2,8a,10

TABLE IIA. Electrical test requirements.

<u>1</u>/ PDA applies to subgroup 1.

2/PDA applies to subgroups 1 and 7.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	27

TABLE IIB. Additional screening for device class V.

Test	MIL-STD-883, test method	Lot requirement
Particle impact noise detection	2020	100%
Internal visual	2010, condition A or approved alternate	100%
Nondestructive bond pull	2023 or approved alternate	100%
Reverse bias burn-in	1015	100%
Burn-in	1015, total of 240 hours at +125°C	100%
Radiograpnic	2012	100%

4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.

- a. RHA tests for device classes B and S for levels M, D, R, and H or for device class M for levels M and D shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- b. End-point electrical parameters shall be as specified in table IIA herein.
- c. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table IIA herein.
- d. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for RHA level being tested, and meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25° C ±5 percent, after exposure.
- Prior to and during total dose irradiation testing, the devices shall be biased to establish a worst case condition as specified in the radiation exposure circuit.
- f. For device classes M, B, and S, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
- g. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARD MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90946
		REVISION LEVEL B	SHEET 28

6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

6.4 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.

		-			
6.5 Pin functions.					
<u>Symbol</u>	<u>Type</u>	Name and function			
CLK21			SYSTEM CLOCK: Provides the fundamental timing for 5962-90946. It is divided by two inside the device to generate the internal processor clock.		
LAD ₃₁ - LAD ₀	I/O T.S.	LOCAL ADDRESS/DATA BUS: Carries 32-bit physical addresses and data to and from memory. During an address (T_a) cycle, bits 2-31 contain a physical word address (bites 0-1 indicate SIZE; see below). During a data (T_d) cycle, bits 0-31 contain read or write data. The LAD lines are active HIGH and float to a high impedance state when not active. SIZE, which is comprised of bits 0-1 of the LAD lines during a T_a cycle, specifies the size of a transfer in words for a burst transaction.			
		LAD 1	<u>AD 0</u>		
		0	0 2	1 word 2 words 3 words 4 words	
ALE	0 T.S.	<u>ADD</u> RESS-LATCH ENABLE: Indicates the transfer of a physical address. ALE is asserted during a T_a cycle and deserted before the beginning of the T_d state. It is active LOW and floats to a high impedance state when the processor is idle or is at the end of any bus access.			
ADS	0 O.D.	ADDRESS STATUS: Indicates an address state. $\overline{\text{ADS}}$ is asserted every T _a state and deserted during the following T _d <u>state.</u> For a burst transaction, ADS is asserted again every T _d state where READY was asserted in the previous cycle.			
W/R	0 O.D.	WRITE/READ: Specifies, during a T_a cycle, whether the operation is a write or read. It is latched on-chip and remains valid during T_d and T_w states.			
DT/R	0 O.D.	DATA TRANSMIT/RECEIVE: Indicates the direction of data transfer to and from the L-bus. It is low during T_a , T_w , and T_d cycles for a read or interrupt acknowledgement; it is high during T_a , T_w , and T_d cycles for a write. DT/R never changes state when DEN is asserted.			
DEN	0 O.D.	DATA ENABLE: Is asserted during $\rm T_d$ and $\rm T_w$ cycles and indicates transfer of data on the LAD bus lines.			
READY	I	READY: Indicates that data on LAD lines can be sampled or removed. If $\overline{\text{READY}}$ is not asserted during a T_d cycle, the T_d cycle is extended to the next cycle by inserting wait state (T_w), and ADS is not asserted in the next cycle.			
	STANDAR MILITARY DRA		SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL B	SHEET 29	

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL B	SHEET 30	
STANDARD MILITARY DRAWING		SIZE A		5962-90946	
INT ₂ (INTR)	I	is interpreted. If INT ₂ , it	t has the same inte	The bus control register de rpretation as the INT ₀ and an external interrupt controll	INT1 pins. If INTR, it
INT ₁	I		INTERRUPT 1: Like \overline{INT}_0 , provides direct interrupt signaling.		
		the signal is at a high vo	oltage level, it indica er = 0); if it is at a lo	ignal is interpreted differentl ates that this processor is a w voltage level, it indicates t mber = 1).	primary bus master
ĪĀĊ	I	a (INT ₀)pending IAC m register determines in w IAC request in a synchr enabled by being dease additional bus cycle; in	essage for the proo which way the signa ronous system, this serted for at least o an asynchronous s	JEST/INTERRUPT: 0 indic cessor or an interrupt. The al should be interpreted. To pin (as well as the other in ne bus cycle and then asse system, the pin must remain t least two more bus cycles	bus interrupt control signal an interrupt or terrupt pins) must be erted for at least one deasserted for at least
NC	N/A	NOT CONNECTED: Indicates pins should not be connected. Never connect any pin marked N C.			
FAILURE	0 O.D.	correctly. After RESET FAILURE is asserted w completes successfully, a zero checksum on the	is deasserted and hile th <u>e proces</u> sor , then FAILURE is e first eight words c ime <u>and rema</u> ins as	t the processor has failed to before the first bus transac performs a self-test. If the s deasserted. Next, th <u>e proc</u> of memory. If it fails, FAILU sserted; if it passes, system ains deasserted.	tion begins. self-test <u>es</u> sor performs RE is
RESET	I	Duri <u>ng RES</u> ET assertio and IAC/INT/ _o), the tri-s other output pins are pl for at least 41 CLK2 cyo of RESET should occu	RESET: Clears the internal logic of the processor and causes it to re-initialize. During RESET assertion, the input pins are ignored (except for RADAC and IAC/INT/ ₀), the tri-state output pins are placed in a high impedance state, and other output pins are placed in their non-asserted state. RESET must be asserted for at least 41 CLK2 cycles for a predictable RESET. The HIGH to LOW transition of RESET should occur after the rising edge of both CLK2 and the external bus CLK, and before the next rising edge of CLK2.		
			is processor will pe	DAC signal is interpreted diff rform system initialization. m initialization instead.	
BADAC	1	transaction is asserted,	indicates that an u	lowing the one in which the nrecoverable error has occ ore instruction has not beer	urred on the current b
		waits until it is not asser	ted; if not asserted	ead, <u>LOCK</u> is examined <u>. If</u> , the processor asserts LOC gnated as an RMW-write do	CK duri <u>ng the</u> T _a cycl
LOCK	I/O O.D.	the current cycle (if they	would assert LOC	from gaining <u>control</u> of the l CK to do so). LOCK is used Read/Modify/Write (RMW)	by the processor or
<u>Symbol</u>	<u>Type</u>	Name and function			

Symbol	Turna	Nome and function			
Symbol	<u>Type</u>	Name and function			
INT ₃ determines	I/O			GE: The bus interrupt co	-
(INTA)	O.D.	INT ₁ , and INT ₂ pins. If I	NTA, it is used as ar	same interpretation as th output to control interrug and remains valid during	ot ackňowledge bus
BE ₃ -BE ₀	0 O.D.	the current bus cycle. B LAD ₀ . The byte enables are pro specify the bytes of the fi <u>of the n</u> ext data word (if READY. The byte enab undefined. Th <u>e byte enab</u> the next when READY is For reads, the byte enab device will assert only ad permitted), and are requi naturally aligned (e.g., as	E_3 corresponds to L ovided in advance of rst data word. The any), that is, the word bles are latched on les specify the byte jacent byte enables red to assert at leas eserting BE ₁ and BE	bytes (up to four <u>) on</u> the $B_{AD_{31}}$ -LAD ₂₄ and BE ₀ co data. The byte enables a byte enables asserted du d to be transmitted follow cles preceding the last ass chip and remain constan s) that the processo <u>r will</u> a (e.g., asserting just BE ₀ a t on <u>e</u> byte enable. Access 2 is not allowed even tho y, they can be decoded fr	prresponds to LAD ₇ - asserted during T_a ring T_d specify the byte ing the n <u>ext asser</u> tion sertion of READY are t from one T_d cycle to actu <u>ally</u> use. The and BE ₂ is not ses must also be ugh they are adjacent)
HOLD	1	is initialized as the primal processor receives HOL state bus lines, asserts H deasserted, the processo T _a state. HOLD ACKNOWLEDGI	y bus master this in D and grants anothe IOLD ACKNOWLEI or will deassert HOL E RECEIVED: Indic	y bus master to acquire the put will be interpreted as here master control of the budge, and enters the $T_h s$ DACKNOWLEDGE and ates that the processor hous master this input is interpreted by the processor hous master the p	HOLD. When the us, it floats its three- tate. When HOLD is go to either the T ₁ or as acquired the bus. I
HLDA (HOLDR)	0 T.S.	HOLD ACKNOWLEDGE: Relinquishes control of the bus to another bus master. If the processor is initialized as the primary bus master this output will be interpreted as HLDA. When HOLD is deasserted, the processor will deassert HLDA and go to either T ₁ or T _a state HOLD REQUEST: Indicates a request to acquire the bus. If the processor is initialized as the secondary bus master this output will be interpreted as HOLDR.			
CACHE/TAG	I/O	CACHE signal T.S. float	s to a high impedan	n access is cacheable dur ce state when the process cles identifies the contents r (TAG = 1).	sor is idle. TAG is an
T.S. =	Input/output Three state RECOVERY	O = Output $T_a = T_{ADDRESS}$ $T_1 = T_{IDLE}$	I = Input T _d = T _{DATA} T _h = T _{HOLD}	O.D. = Open- T _w = T _{WAIT}	drain
	STANDAR MILITARY DR	AWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL B	SHEET 31	

JUL 91

6.6 <u>One part - one part number system</u>. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

6.7.1 Sources of supply for device classes B and S. Sources of supply for device classes B and S are listed in QPL-38510.

6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-ECS and have agreed to this drawing.

6.7.3 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

STANDARD MILITARY DRAWING	SIZE A		5962-90946
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	32

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 93-02-12

Approved sources of supply for SMD 5962-90946 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECS. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	 Vendor CAGE number 	Vendor similar PIN <u>1</u> /
 5962-9094601MXX 5962-9094601MYX	 34649 34649	MG80960MC-16/B MQ80960MC-16/B
 5962-9094602MXX 5962-9094602MYX	 34649 34649	MG80960MC-20/B MQ80960MC-20/B
 5962-9094603MXX 5962-9094603MYX	 34649 34649	MG80960MC-25/B MQ80960MC-25/B
 5962-9094604MXX 5962-9094604MYX	 34649 34649	MG80960XA-16/B MQ80960XA-16/B
5962-9094605MXX 5962-9094605MYX	34649 34649	MG80960XA-20/B MQ80960XA-20/B
 5962-9094606MXX 5962-9094606MYX	 34649 34649	 MG80960XA-25/B MQ80960XA-25/B

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

34649

Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051 Point of contact: 5000 W. Chandler Blvd. Chandler, AZ 85226

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.