| THIS REVISION  | NOTICE<br>N DESCRIBED BELOW  | OF REVISIO<br>/ HAS BEEN /<br>LISTED.   | N (NOR)<br>AUTHORIZED FOR  | THE DOCUMENT   | 1. DATE<br><i>(YYMMDD)</i><br>96-06-18  | Form Approved<br>OMB No. 0704-<br>0188 |  |
|--|--|---|--|--|---|--|--|
| Public reporting bu<br>instructions, searc<br>collection of inform<br>including suggesti<br>Information Operat | urden for this collection is e<br>ching existing data sources<br>nation. Send comments re<br>ons for reducing this burde<br>tions and Reports, 1215 Je   | estimated to aver<br>, gathering and r<br>garding this burd<br>en, to Departmer<br>efferson Davis H | rage 2 hours per respon<br>maintaining the data ne<br>den estimate or any oth<br>t of Defense, Washino<br>ighway, Suite 1204, Ai | nse, including the time f<br>eded, and completing a<br>er aspect of this collect<br>tion Headquarters Serv<br>lington, VA 22202-4302 | or reviewing<br>ind reviewing the<br>ion of information,<br>vices, Directorate for<br>2, and to the Office of | 2. PROCURING<br>ACTIVITY NO.           |  |
| Management and<br>PLEASE DO NOT<br>FORM TO THE G<br>NUMBER LISTED  | ublic reporting burden for this collection is estimated to average 2 hours per response, including the time for reviewing<br>structions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the<br>illection of information. Send comments regarding this burden estimate or any other aspect of this collection of information,<br>cluding suggestions for reducing this burden, to Department of Defense, Washingtion Headquarters Services, Directorate for<br>formation Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of<br>anagement and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.<br>LEASE DO NOT RETURN YOUR COMPLETED FORM TO EITHER OF THESE ADDRESSED. RETURN COMPLETED<br>DRM TO THE GOVERNMENT ISSUING CONTRACTING OFFICER FOR THE CONTRACT/ PROCURING ACTIVITY<br><u>UMBER LISTED IN ITEM 2 OF THIS FORM</u> . |   |  |  |   |  |  |
| 4. ORIGINATOR  | INATORb. ADDRESS (Street, City, State, Zip Code)5. CuDefense Electronics Supply Center   |   |  |  | 5. CAGE CODE<br>67268   | 6. NOR NO.<br>5962-R145-96             |  |
| a. TYPED NAM<br>Initial,<br>Last)  | ΛΕ (First, Middle  | 1507 Wilmi<br>Dayton, O⊦  | 1 45444-5765   |  | 7. CAGE CODE<br>67268   | 8. DOCUMENT NO.<br>5962-90946          |  |
| 9. TITLE OF DO<br>MICROCIRC  | OCUMENT<br>UIT, DIGITAL, 32-BIT  | MICROPRO  | CESSOR.  | 10. REVISION LE  | TTER  | 11. ECP NO.                            |  |
| FLOATING PO<br>MONOLITHIC  | INT UNIT AND ME  |   | AGEMENT UNIT,  | a. CURRENT<br>C  | b. NEW<br>D   | N/A                                    |  |
| 12. CONFIGUE<br>All  | RATION ITEM (OR SY   | ′STEM) TO W   | HICH ECP APPLI   | ES   |   |  |  |
| 13. DESCRIPTIO   | N OF REVISION  |   |  |  |   |  |  |
| Revis<br>Revis<br>Revis<br>Rev s<br>Sheet 8: Add th<br>Note: A<br>the index<br>the top (Se                     | sions Itr column; add "B".<br>sions description column; a<br>sions date column; add "96<br>sion level block; change fro<br>status of sheets; for sheet 1<br>the following:<br>A terminal 1 identification r<br>a corner and is the terminal<br>the figure 2).<br>the status of revision level to<br>a status of revision level to  | -06-18".<br>m "C" to 'D".<br>I, 8 change from<br>nark shall be loc<br>in the center of              | "C" to "D".<br>ated in the index corne   | r. However, terminal 1   |   |  |  |
|  | IN FOR GOVERNMENT U  | JSE ONLY  |  |  |   |  |  |
| a. (X one)   | X (1) Existing docume  | ent supplemente   | d by the NOR may be u  | used in manufacture.   |   |  |  |
|  | (2) Revised docume   | ent must be rece  | ived before manufactu  | rer may incorporate this   | change.   |  |  |
|  | (3) Custodian of ma  | aster document s  | shall make above revisi  | on and furnish revised o   | document.   |  |  |
| b. ACTIVITY AUT<br>DESC-ELD  | HORIZED TO APPROVE   | E CHANGE FOF  | R GOVERNMENT   | c. TYPED NAME (Fin<br>Monica L. Poelking   | st, Middle Initial, Last)   |  |  |
| d. TITLE<br>Chief, Custom M  | <i>licroelectronics</i>  |   | e. SIGNATURE<br>Monica L. Poelking   |  |   | f. DATE SIGNED<br>(YYMMDD)<br>96-06-18 |  |
| 15a. ACTIVITY AC   | CCOMPLISHING REVISIO   | NC  | b. REVISION COMP   | PLETED (Signature)   |   | c. DATE SIGNED<br>(YYMMDD)             |  |
| DESC-ELD   |  |   | Thomas M. Hess   |  |   | 96-06-18                               |  |
| DD Form 1695, APR 92 Previous editions are obsolete.   |  |   |  |  |   |  |  |

|   |  |  | 1. DATE<br><i>(YYMMDD)</i><br>93-11-04  | Form Approved<br>OMB No. 0704-0188 |
|---|--|--|---|------------------------------------|
| THIS REVISION DESCRIBED BELOW HA  |  |  |   |                                    |
| Public reporting burden for this collection is e<br>instructions, searching existing data sources<br>collection of information. Send comments re<br>including suggestions for reducing this burde<br>Information Operations and Reports, 1215 Je<br>Management and Budget, Paperwork Reduci<br>PLEASE DO NOT RETURN YOUR COMPI<br>FORM TO THE GOVERNMENT ISSUING O<br>NUMBER LISTED IN ITEM 2 OF THIS FOR | estimated to average 2 hours per res<br>, gathering and maintaining the data<br>garding this burden estimate or any<br>en, to Department of Defense, Wash<br>efferson Davis Highway, Suite 1204<br>tion Project (0700-0188) Washingt | ponse, including the time<br>needed, and completing a<br>other aspect of this collect<br>ingtion Headquarters Sen<br>Arlington, VA 22202-430:<br>p. DC 22503 | for reviewing<br>and reviewing the<br>tion of information,<br>vices, Directorate for<br>2, and to the Office of | 2. PROCURING<br>ACTIVITY NO.       |
| PLEASE DO NOT RETURN YOUR COMPL<br>FORM TO THE GOVERNMENT ISSUING<br>NUMBER LISTED IN ITEM 2 OF THIS FOR  | ETED FORM TO EITHER OF THE<br>CONTRACTING OFFICER FOR T<br>M.  | ESE ADDRESSED. RET<br>HE CONTRACT/ PROCL   | URN COMPLETED<br>RING ACTIVITY  | 3. DODAAC                          |
| 4. ORIGINATOR   | b. ADDRESS (Street, City, State,<br>Defense Electronics Supply Cer<br>1507 Wilmington Pike   | Zip Code)  | 5. CAGE CODE<br>67268   | 6. NOR NO.<br>5962-R012-96         |
| a. TYPED NAME (First, Middle Initial,<br>Last)  | Dayton, OH 45444-5765  |  | 7. CAGE CODE<br>67268   | 8. DOCUMENT NO.<br>5962-90946      |
| 9. TITLE OF DOCUMENT<br>MICROCIRCUIT, DIGITAL, 32-BIT MICR<br>FLOATING POINT UNIT AND MEMORY  | OPROCESSOR,<br>MANAGEMENT LINIT  | 10. REVISION LETT  | ER  | 11. ECP NO.                        |
| MONOLITHIC SILICON  | MANAGEMENT ONT,  | a. CURRENT<br>B  | b. NEW<br>C   |                                    |
| 12. CONFIGURATION ITEM (OR SYSTEM<br>All  | ) TO WHICH ECP APPLIES   |  | •   | •                                  |
| 13. DESCRIPTION OF REVISION   |  |  |   |                                    |
| Sheet 1: Revisions Itr column; add "C".<br>Revisions description column; a<br>Revisions date column; add "93<br>Revision level block; add "C".<br>Rev status of sheets; For sheet<br>Sheet 13: Figure 2. Terminal connections   | s 1, 13, and 14 add "C".   | OR 5962-R012-94".  |   |                                    |
| Change signal pin# 1 from:BE <sub>0</sub>   | to: BE   |  |   |                                    |
| Change signal pin# 2 from: $BE_3$   | 0  |  |   |                                    |
| 0   | 0  |  |   |                                    |
| Change signal pin# 3 from: REA  |  |  |   |                                    |
| Change signal pin# 4 from: BE <sub>1</sub>  | '_   |  |   |                                    |
| Change signal pin# 6 from: DT/I   | R to:DT/R  |  |   |                                    |
| Change signal pin# 8 from: W/R  | to: W/R.   |  |   |                                    |
| Change signal pin# 13 from: AL  | E to: ALE.   |  |   |                                    |
| Change signal pin # 15 from: AI   | DS to: ADS.  |  |   |                                    |
| Revison level block; add"C".  |  |  |   |                                    |
|   |  |  |   |                                    |
|   |  |  |   |                                    |
|   |  |  |   |                                    |
|   | 105 01111  |  |   |                                    |
| 14. THIS SECTION FOR GOVERNMENT L   | JSE UNLY   |  |   |                                    |
| a. (X one) X (1) Existing docume  | ent supplemented by the NOR may  | be used in manufacture.  |   |                                    |
| (2) Revised docume  | ent must be received before manufa   | cturer may incorporate this  | s change.   |                                    |
| (3) Custodian of ma   | aster document shall make above re   | vision and furnish revised   | document.   |                                    |
| b. ACTIVITY AUTHORIZED TO APPROVE   | CHANGE FOR GOVERNMENT  | c. TYPED NAME (Fi  | rst, Middle Initial, Last)  |                                    |
| DESC-ECC  |  | Monica L. Poelking   |   |                                    |
| d. TITLE  | e. SIGNATURE   |  |   | f. DATE SIGNED                     |
| Chief, Custom Microelectronics  | Monica L. Poel   | ing  |   | ( <i>YYMMDD</i> )<br>93/11/04      |
| 15a. ACTIVITY ACCOMPLISHING REVISIO   | DN b. REVISION CC  | MPLETED (Signature)  |   | c. DATE SIGNED                     |
| DESC-ECC  | Jeffery Tunstall   | - ,  |   | ( <i>YYMMDD</i> )<br>93/11/04      |
| DD Form 1605 ABB 02   |  |  |   |                                    |

DD Form 1695, APR 92

Previous editions are obsolete.

 Document No.:
 5902-90946

 Revision:
 C

 NOR No.:
 5962-R1012-94

 Sheet:
 1 of 2

10. Description of Revision- Continued.

Change signal pin # 28 from: BADAC to:  $\overline{BACDC}$ . Change signal pin # 56 from:  $LAD_1$  to  $LAD_0$ . Change signal pin # 58 from:  $INT_3$  to  $INT_3$ . Change signal pin # 75 from:  $INT_0$  to  $\overline{INT_0}$ . Change signal pin # 160 from: LOCK to  $\overline{LOCK}$ . Change signal pin # 161 from: FAIL to FAIL. Change signal pin # 162 from: DEN to  $\overline{DEN}$ . Change signal pin # 163 from: BE to  $\overline{BE}_2$ . Revision level block; add "C".

Sheet 14: Figure 2. Terminal connections:

Change signal pin # 1 from:  $BE_0$  to:  $\overline{BE_0}$ . Change signal pin # 2 from:  $BE_3$  to:  $BE_3$ . Change signal pin # 3 from: READY to: READY . Change signal pin # 4 from:  $BE_1$  to:  $\overline{BE}_1$ . Change signal pin # 6 from:DT/R to:  $DT/\overline{R}$ . Change signal pin # 8 from: W/R to: W/ $\overline{R}$ . Change signal pin # 13 from: ALE to: ALE. Change signal pin # 15 from: ADS to: ADS. Change signal pin # 28 from: BADAC to:  $\overline{BADAC}$ . Change signal pin # 56 from: LAD<sub>1</sub> to:LAD<sub>0</sub>. Change signal pin # 58 from:  $INT_3$  to:  $\overline{INT}_3$ . Change signal pin # 75 from:  $INT_0$  to:  $INT_0$ . Change signal pin # 160 from: LOCK to: LOCK. Change signal pin # 161 from: FAIL to: FAIL. Change signal pin # 162 from: DEN to: DEN. Change signal pin # 163 from: BE to:  $\overline{BE}_2$ . Revision level block; add "C".

|  | 1  |   |                  |   |   |  |                           | 1                 |                   | ONS                                     |                               |  | 1   |   |                                 |                                | 1                           |                                      |                    |    |
|--|--|---|------------------|---|---|--|---------------------------|-------------------|-------------------|---|-------------------------------|--|---|---|---------------------------------|--------------------------------|-----------------------------|--------------------------------------|--------------------|----|
| LTR  |  |   |                  |   | D   | DESCF  | RIPTIO                    | N                 |                   |   |                               |  | DA  | TE (YR  | -MO-DA                          | A)                             |                             | APPR                                 |                    | )  |
| А  | Add<br>char  | case c<br>nges th   | outline<br>rough | Y, corr<br>out.   | ect as  | sociate  | ed para                   | agraph            | s and t           | tables.                                 | Edito                         | orial                                      | 92-06-24  |   |                                 |                                | Tim Noh                     |                                      |                    |    |
| В  | Add  | device  | 94, 0            | 5, 06. I  | Editoria  | al char  | nges th                   | rough             | out.              |   |                               | 93-02-12                                   |   |   |                                 | Monica Poelking                |                             |                                      |                    |    |
|  |  |   |                  |   |   |  |                           |                   |                   |   |                               |  |   |   |                                 |                                |                             |                                      |                    |    |
|  |  |   |                  |   |   |  |                           |                   |                   |   |                               |  |   |   |                                 |                                |                             |                                      |                    |    |
| THE ORIGIN/  | AL FIR   | ST PA   | <u>GE OI</u>     | THIS  | DRAV  | VING   | HAS B                     | BEEN F            | REPLA             | CED                                     |                               |  |   |   |                                 |                                |                             |                                      |                    |    |
| THE ORIGIN,<br>REV   | AL FIR:  | ST PA   | GE OI            | THIS  | DRAV  | WING   | HAS B                     | EEN F             | REPLA             | CED                                     |                               |  |   |   |                                 |                                |                             |                                      |                    |    |
|  | AL FIR   | ST PA   | GE OI            | THIS  | DRAV  | WING   | HAS B                     | BEEN F            | REPLA             | CED                                     |                               |  |   |   |                                 |                                |                             |                                      |                    |    |
| REV  | AL FIR:  | ST PA   | GE OI            | F THIS  | DRAV  | WING   | HAS B                     | BEEN F            | REPLA             | СЕD                                     | В                             | В  | В   | В   | В                               | В                              | В                           | В                                    |                    |    |
| REV<br>SHEET   |  |   |                  |   |   |  |                           |                   |                   |   | В<br>25                       | В<br>26                                    | B<br>27   | В<br>28   | В<br>29                         | B<br>30                        | B<br>31                     | В<br>32                              |                    |    |
| REV<br>SHEET<br>REV<br>SHEET<br>REV STATU  | в<br>15<br>S   | В   | В                | В   | B<br>19   | В  | В                         | В                 | В                 | В                                       |                               |  |   |   |                                 |                                |                             |                                      | В                  | В  |
| REV<br>SHEET<br>REV<br>SHEET   | в<br>15<br>S   | В   | В                | B<br>18   | В<br>19   | В  | В<br>21                   | В<br>22           | В<br>23           | В<br>24                                 | 25                            | 26   | 27  | 28  | 29                              | 30                             | 31                          | 32                                   | B<br>13            |    |
| REV<br>SHEET<br>REV<br>SHEET<br>REV STATU<br>OF SHEETS<br>PMIC N/A   | B<br>15<br>S   | B<br>16   | В                | B<br>18<br>RE\<br>SHE<br>PRE                                    | В<br>19   | в<br>20  | B<br>21<br>B<br>1         | В<br>22<br>В      | В<br>23<br>В      | В<br>24<br>В                            | 25<br>B<br>5                  | 26<br>B                                    | 27<br>B<br>7<br>ELECT                                     | 28<br>B<br>8                                      | 29<br>B<br>9                    | 30<br>B<br>10                  | 31<br>B<br>11               | 32<br>B<br>12                        |                    |    |
| REV<br>SHEET<br>REV<br>SHEET<br>REV STATU<br>OF SHEETS<br>PMIC N/A<br>STANE  | B<br>15<br>S   | в<br>16<br>IZED<br>Y  | В                | B<br>18<br>RE\<br>SHE<br>PRE<br>Chris                           | B<br>19<br>/<br>EET<br>PARE<br>stophe               | B<br>20<br>D BY<br>er A. R                               | B<br>21<br>B<br>1         | В<br>22<br>В      | В<br>23<br>В      | В<br>24<br>В                            | 25<br>B<br>5                  | 26<br>B<br>6                               | 27<br>B<br>7<br>ELECT                                     | 28<br>B<br>8                                      | 29<br>B<br>9<br>CS SL           | 30<br>B<br>10                  | 31<br>B<br>11               | 32<br>B<br>12                        |                    |    |
| REV<br>SHEET<br>REV<br>SHEET<br>REV STATU<br>OF SHEETS<br>PMIC N/A<br>STANE<br>MIL<br>DR.<br>THIS DRAWI                      | B<br>15<br>S<br>DARD<br>ITAR<br>AWIN   | B<br>16<br>IZED<br>Y<br>G                                   | B<br>17          | B<br>18<br>RE\<br>SHE<br>Chris<br>CHE<br>Tim I                  | B<br>19<br>/<br>EET<br>PARE<br>stophe               | B<br>20<br>D BY<br>or A. Ra<br>BY                        | B<br>21<br>B<br>1<br>auch | В<br>22<br>В      | В<br>23<br>В      | B<br>24<br>B<br>4<br>MICI<br>FLO        | 25<br>B<br>5<br>DEFE<br>ROCIF | 26<br>B<br>6                               | 27<br>B<br>7<br>ELECT<br>DA                               | 28<br>B<br>RONI<br>YTON                           | 29<br>B<br>9<br>CS SL<br>, OHIC | 30<br>B<br>10<br>IPPLY<br>4544 | 31<br>B<br>11<br>CENT       | 32<br>B<br>12<br>ER                  | 13<br>DR,          | 14 |
| REV<br>SHEET<br>REV<br>SHEET<br>REV STATU<br>OF SHEETS<br>PMIC N/A<br>STANE<br>MIL<br>DR.<br>THIS DRAWI                      | B<br>15<br>S<br>DARD<br>ITAR<br>AWIN<br>NG IS A<br>ISE BY<br>RTMEN<br>NCIES          | B<br>16<br>IZED<br>Y<br>G<br>AVAILA<br>ALL<br>NTS<br>OF THI | B<br>17<br>BLE   | B<br>18<br>RE\<br>SHE<br>Chris<br>CHE<br>Tim I<br>APP<br>Willia | B<br>19<br>/<br>EET<br>CKED<br>Noh<br>ROVE<br>am K. | B<br>20<br>D BY<br>or A. R:<br>BY<br>ED BY<br>Heckn      | B<br>21<br>B<br>1<br>auch | B<br>22<br>B<br>2 | B<br>23<br>B<br>3 | B<br>24<br>4<br>4<br>MICI<br>FLO<br>MON | 25<br>B<br>DEFE<br>ROCIE      | 26<br>B<br>6<br>ENSE I<br>S POIN<br>HIC SI | 27<br>B<br>7<br>ELECT<br>DA<br>, DIGIT<br>IT UNI<br>LICON | 28<br>B<br>8<br>TRONI<br>YTON<br>TAL, 32<br>T AND | 29<br>B<br>9<br>CS SL<br>, OHIC | 30<br>B<br>10<br>IPPLY<br>4544 | 31<br>B<br>11<br>CENT<br>44 | 32<br>B<br>12<br>ER<br>CESSC<br>GEME | 13<br>DR,<br>NT UN | 14 |
| SHEET<br>REV<br>SHEET<br>REV STATU<br>OF SHEETS<br>PMIC N/A<br>STANE<br>MIL<br>DR/<br>THIS DRAWI<br>FOR L<br>DEPA<br>AND AGE | B<br>15<br>S<br>DARD<br>ITAR<br>AWIN<br>NG IS A<br>ISE BY<br>RTMEN<br>NCIES<br>NT OF | B<br>16<br>IZED<br>Y<br>G<br>AVAILA<br>ALL<br>NTS<br>OF THI | B<br>17<br>BLE   | B<br>18<br>RE\<br>SHE<br>Chris<br>CHE<br>Tim I<br>APP<br>Willia | B<br>19<br>/<br>EET<br>CKED<br>Noh<br>ROVE<br>am K. | B<br>20<br>D BY<br>or A. R<br>BY<br>ED BY<br>Heckn<br>30 | B<br>21<br>B<br>1<br>auch | B<br>22<br>B<br>2 | B<br>23<br>B<br>3 | B<br>24<br>B<br>4<br>MICI<br>FLO        | 25<br>B<br>DEFE<br>ROCIE      | 26<br>B<br>6<br>ENSE I<br>S POIN<br>HIC SI | 27<br>B<br>7<br>ELECT<br>DA                               | 28<br>B<br>8<br>TRONI<br>YTON<br>TAL, 32<br>T AND | 29<br>B<br>9<br>CS SL<br>, OHIC | 30<br>B<br>10<br>IPPLY<br>4544 | 31<br>B<br>11<br>CENT<br>44 | 32<br>B<br>12<br>ER                  | 13<br>DR,<br>NT UN | 14 |


JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

| Device type                      | <u>Generic number</u>  | Circuit function   | Speed   |
|----------------------------------|--|--|---|
| 01<br>02<br>03<br>04<br>05<br>06 | 80960MC-16<br>80960MC-20<br>80960MC-25<br>80960XA-16<br>80960XA-20<br>80960XA-25 | 32-bit microprocessor with floating point and MMU<br>32-bit microprocessor with floating point and MMU | 16 MHz<br>20 MHz<br>25 MHz<br>16 MHz <u>1</u> /<br>20 MHz <u>1</u> /<br>25 MHz <u>1</u> / |
| 1.2.3 Device cla                 | ass designator. The de   | vice class designator shall be a single letter identifying   | the product assurance level as follows:   |
| Device cla                       | ss <u>Device req</u>   | uirements documentation  |   |
| М                                |  | -certification to the requirements for non-JAN class B<br>s in accordance with 1.2.1 of MIL-STD-883  |   |
| B or S                           | Certification  | and qualification to MIL-M-38510   |   |

Q or V Certification and gualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. For device classes M, B, and S, case outline(s) shall meet the requirements in appendix C of MIL-M-38510 and as listed below. For device classes Q and V, case outline(s) shall meet the requirements of MIL-I-38535, appendix C of MIL-M-38510, and as listed below.

P-AF (132-pin, 1.480" x 1.480" x .345"), pin grid array package See figure 1 (164-terminal, 1.140" x 1.140" x .115"), leaded chip carrier with unformed leads.

1/ Devices 04, 05 and 06 have a 33rd tag bit to distinguish data from object pointer.

Case outline

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 2          |

DESC FORM 193A JUL 91

**Outline** letter

Y

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 2/

| Storage temperature range   | 2.6 W<br>+275°C                        | +150°C<br>V <sub>CC</sub> +0.5 V<br>STD-1835                  |   |  |  |  |  |
|---|--|---|---|--|--|--|--|
| 1.4 <u>Recommended operating conditions</u> .   |  |   |   |  |  |  |  |
| Case operating temperature range (T <sub>C</sub> ) Supply voltage (V <sub>CC</sub> )  | -55° C to<br>4.75 V do                 | +125°C<br>to 5.25 V dc  |   |  |  |  |  |
| 1.5 Digital logic testing for device classes Q and V.   |  |   |   |  |  |  |  |
| Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)   | XX perce                               | nt <u>2</u> /   |   |  |  |  |  |
| 2. APPLICABLE DOCUMENTS   |  |   |   |  |  |  |  |
| 2.1 <u>Government specifications, standards, bulletin, and handbook</u> .<br>bulletin, and handbook of the issue listed in that issue of the Depa<br>in the solicitation, form a part of this drawing to the extent specified | rtment of Defense                      | specified, the following speci<br>Index of Specifications and | ifications, standards,<br>Standards specified |  |  |  |  |
| SPECIFICATIONS  |  |   |   |  |  |  |  |
| MILITARY  |  |   |   |  |  |  |  |
| MIL-M-38510 - Microcircuits, General Specification for.<br>MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.   |  |   |   |  |  |  |  |
| STANDARDS   |  |   |   |  |  |  |  |
| MILITARY  |  |   |   |  |  |  |  |
| MIL-STD-480- Configuration Control-Engineering ChMIL-STD-883- Test Methods and Procedures for MicMIL-STD-1835- Microcircuit Case Outlines.  |  | and Waivers.  |   |  |  |  |  |
| BULLETIN  |  |   |   |  |  |  |  |
| MILITARY  |  |   |   |  |  |  |  |
| MIL-BUL-103 - List of Standardized Military Drawings  | (SMD's).                               |   |   |  |  |  |  |
| HANDBOOK  |  |   |   |  |  |  |  |
| MILITARY  |  |   |   |  |  |  |  |
| MIL-HDBK-780 - Standardized Military Drawings.  |  |   |   |  |  |  |  |
| (Copies of the specifications, standards, bulletin, and handbook functions should be obtained from the contracting activity or as dir   | required by manu<br>ected by the contr | facturers in connection with acting activity.)                | specific acquisition                          |  |  |  |  |
| 1/ Values will be added when they become available.   |  |   |   |  |  |  |  |
|   |  |   |   |  |  |  |  |
|   |  |   |   |  |  |  |  |
| STANDARD<br>MILITARY DRAWING  | SIZE<br><b>A</b>                       |   | 5962-90946                                    |  |  |  |  |
| DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444   |  | REVISION LEVEL<br>B   | SHEET<br>3                                    |  |  |  |  |

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Functional block diagram</u>. The functional block diagram shall be as specified on figure 3.

3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.

3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-ECS of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.

3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).

3.11 Serialization for device class S. All device class S devices shall be serialized in accordance with MIL-M-38510.

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | <b>4</b>   |

| Test                              | <br>  Symbol<br>                        | <br>  Conditions<br>  -55°C ≤ T <sub>C</sub> ≤ +125°0                       | C                     | <br> Group A<br> subgroups | <br> Device<br>  type             | <br>  <u>Limits</u><br> |   | Unit     |
|-----------------------------------|---|---|-----------------------|----------------------------|-----------------------------------|-------------------------|---|----------|
|                                   |   | 1/<br>unless otherwise specifi  |                       |                            |                                   | Min<br><u>2</u> /       | Max                                       | <u> </u> |
| Input low voltage                 | VIL                                     | <br> <br>_  |                       | 1,2,3                      | All                               | -0.3                    | +0.8                                      | V        |
| Input high voltage                | V <sub>IH</sub>                         |   |                       |                            |                                   | 2.0                     | <u>2</u> /<br>  V <sub>CC</sub><br>  +0.3 |          |
| CLK2 input low voltage            | V <sub>CL</sub>                         |   |                       |                            |                                   | -0.3                    | +0.8                                      |          |
| CLK2 input high voltage           | IV <sub>CH</sub>                        |   |                       |                            |                                   | 0.55<br>V <sub>CC</sub> | <br>  V <sub>CC</sub><br>  +0.3           |          |
| Output low voltage                | V <sub>OL</sub>                         | <br> Address/data = 4.0 mA<br> Control = 5.0 mA<br> Open-drain outputs = 25 | mA                    |                            |                                   |                         | 0.45                                      |          |
| Output high voltage<br><u>3</u> / | V <sub>OH</sub>                         | <br> Address/data = -1.0 mA<br> Control = -0.9 mA<br> ALE = -5.0 mA         |                       |                            |                                   | 2.4                     |   |          |
| Power supply current              | lcc                                     | V <sub>CC</sub><br> 16 MHz<br> 20 MHz<br> 25 MHz                            | = V <sub>CC</sub> Max |                            | <br>  01,04<br>  02,05<br>  03,06 |                         | <br>  375<br>  420<br>  480               | mA       |
| Input leakage current             | <br> I <sub>L1</sub>                    | V <sub>IN</sub> = V <sub>CC</sub> max                                       |                       |                            | <br>  All                         | 0                       | +15                                       | μA       |
|                                   |   | V <sub>IN</sub> = 0.0 V   |                       |                            |                                   | 0                       | <br> -15                                  |          |
| Output leakage current            | LO                                      | V <sub>OUT</sub> = V <sub>CC</sub> max                                      |                       |                            | <br> <br>                         | 0                       | <br> +15                                  |          |
|                                   |   | V <sub>OUT</sub> = 0.0 V  |                       |                            |                                   | 0                       | -15                                       |          |
| Input and clock<br>capacitance    | IC <sub>IN</sub> ,<br>IC <sub>CLK</sub> | <br> f <sub>c</sub> = 1 MHz<br> see 4.4.1c                                  |                       | <br>  4<br>                |                                   |                         | 10  | pF       |
| I/O or output capacitance         | C <sub>OUT</sub>                        |   |                       |                            |                                   |                         | 12  |          |
| Functional testing                | <br>                                    | See 4.4.1b  |                       | 7,8                        | <br>                              | <br>                    | <br>                                      | <br>     |
| Processor clock period            |   | V <sub>IN</sub> = 1.5 V   |                       | 9,10,11                    | 01,04<br>02,05<br>03,06           | 31.25<br>25<br>20       | 125<br>125<br>125<br>125                  | ns       |
| Processor clock low time          | T2                                      | V <sub>IL</sub> = 1.0 V   |                       | <br> <br>                  | <br>  01,04<br>  02,05<br>  03,06 | 8<br>  6<br>  5         |   |          |
| See footnotes at end of table     | 9.                                      |   |                       |                            |                                   |                         |   |          |
|                                   |   |   | SIZE<br><b>A</b>      |                            |                                   |                         | 59  | 62-90946 |
| MILITA<br>DEFENSE ELECTR          | RY DRAWI                                |   |                       | DEV                        | ISION LE                          | -\/_1                   | SHE                                       |          |

| Test                                     | Symbol                   | Conditions   |           | Device                            | Limit       | <u>S</u> | Unit |
|--|--------------------------|--|-----------|-----------------------------------|-------------|----------|------|
|  |                          | $\begin{array}{c c} -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ 1/ \\ \hline unless otherwise specified \end{array}$ | subgroups | type                              | Min         | Max      |      |
| Processor clock high time                | T <sub>3</sub>           | V <sub>IH</sub> = 2.55 V   | 9,10,11   | <br>  01,04<br>  02,05<br>  03,06 | 8<br>6<br>5 |          | ns   |
| Processor clock fall time<br><u>2</u> /  | T <sub>4</sub>           | V <sub>IN</sub> = 90% to 10% point   |           | <br>  All<br>                     |             | 10       |      |
| Processor clock rise time<br><u>2</u> /  | <br> T <sub>5</sub><br>  | V <sub>IN</sub> = 10% to 90% point   |           | <br>  All<br>                     |             | 10       |      |
| Output valid delay                       | T <sub>6</sub>           | C <sub>L</sub> = 100 pF (LAD)<br> C <sub>L</sub> = 75 pF (controls)  |           | 01,04                             | 2           | 25       |      |
|  |                          | C <sub>L</sub> = 60 pF (LAD)<br> C <sub>L</sub> = 50 pF (controls)   |           | 02,05<br>03,06                    | 2           | 20       |      |
| Holda output valid delay                 | T <sub>6h</sub>          | С <sub>L</sub> = 75 рF   |           | 01,04<br>05,06                    | 4           | 31       |      |
|  |                          | С <sub>L</sub> = 50 рF   |           | 02                                | 4           | 26       |      |
| ALE width                                | T <sub>7</sub>           | C <sub>L</sub> = 75 pF   |           | 01,04                             | 15          |          |      |
|  |                          | С <sub>L</sub> = 50 рF   |           | 02,05                             | 12<br>12    |          |      |
| ALE invalid delay <u>2/ 4</u> /          | T <sub>8</sub>           | C <sub>L</sub> = 75 pF   |           | 01,04                             | 0           | 20       |      |
|  |                          | C <sub>L</sub> = 50 pF   |           | 02,05                             | 0           | 20<br>20 |      |
| Output float delay <u>2</u> / <u>4</u> / | T <sub>9</sub><br>       | IC <sub>L</sub> = 100 pF (LAD)<br>IC <sub>L</sub> = 75 pF (controls)   |           | 01,04                             | 2           | 20       |      |
|  |                          | C <sub>L</sub> = 60 pF (LAD)<br> C <sub>L</sub> = 50 pF (controls)   |           | 02,05                             | 2           | 20       |      |
| Holda output float delay                 | <br> T <sub>9h</sub><br> | С <sub>L</sub> = 75 рF   |           | <br>  01,04<br>  05,06            | 4           | 20       |      |
|  |                          | С <sub>L</sub> = 50 рF   |           | 02<br>03                          | 4           | 20       |      |
| See footnotes at end of table            | 3.                       |  |           |                                   |             |          |      |

Α

**REVISION LEVEL** 

В

5962-90946

6


SHEET


DESC FORM 193A JUL 91 STANDARD

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

| Test                     | Symbol                        | Symbol Conditions  |           | Device                            | Limit                       | s            | Unit    |
|--------------------------|-------------------------------|--|-----------|-----------------------------------|-----------------------------|--------------|---------|
|                          |                               | $\begin{array}{c} -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ 1/ \\ \text{unless otherwise specified} \end{array}$ | subgroups | type                              | Min                         | Max          |         |
| Input setup 1 <u>5</u> / | T <sub>10</sub>               |  | 9,10,11   | All                               | 3                           |              | ns      |
| Input hold <u>5</u> /    | T <sub>11</sub>               |  |           | All                               | 5                           |              |         |
| Hold input hold          | T <sub>11h</sub>              | С <sub>L</sub> = 50 рF   |           | All                               | 4                           |              |         |
| Input setup 2            | <br> T <sub>12</sub>          |  |           | 01,04<br>02,05<br>03,06           | 8<br>  7<br>  7             |              |         |
| Setup to ALE inactive    | T <sub>13</sub>               | C <sub>L</sub> = 100 pF (LAD)<br>C <sub>L</sub> = 75 pF (controls)   |           | <br>  01,04<br>                   | 10                          |              |         |
|                          |                               | $ C_L = 60 \text{ pF (LAD)}$<br>$ C_L = 50 \text{ pF (controls)}$  |           | 02,05                             | <br>  10<br>  8             |              |         |
| Hold after ALE inactive  | <br> T <sub>14</sub><br>      | C <sub>L</sub> = 100 pF (LAD)<br>C <sub>L</sub> = 75 pF (controls)   |           | <br>  01,04<br>                   | 8                           |              |         |
|                          |                               | $ C_L = 60 \text{ pF (LAD)}$<br>$ C_L = 50 \text{ pF (controls)}$  |           | <br>  02,05<br>  03,06            | <br>  8<br>  8              |              |         |
| Reset hold               | T <sub>15</sub>               |  |           | All                               | 3                           |              |         |
| Reset setup              | T <sub>16</sub>               |  |           | <br>  All                         | 5                           |              |         |
| Reset width              | T <sub>17</sub>               | 41 CLK2 periods minimum  |           | <br>  01,04<br>  02,05<br>  03,06 | <br> 1281<br> 1025<br>  820 |              |         |
| 3/ Not measured on oper  | n-drain outpu<br>s when the m | naximum output current becomes   |           | o ≤ VCC<br>ed, to the             | ≤ 5.25 V<br>∋ limits sp     | ecified in t | able I. |

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | <b>7</b>   |





|                      | Min           | Max            | Min            | Max   |  |
|----------------------|---------------|----------------|----------------|-------|--|
| A                    | .088          | .115           | 2.23           | 2.92  |  |
| A <sub>1</sub>       | .078          | <br>  .094<br> | <br>  1.98<br> | 2.39  |  |
| A <sub>2</sub>       | .006          | .012           | 0.15           | 0.30  |  |
| В                    | .007          | <br> 010       | 0.18           | 0.25  |  |
| с                    | .004          | .006           | 0.10           | 0.15  |  |
| D                    | 2.500         | 2.520          | 63.50          | 64.01 |  |
| D <sub>1</sub>       | 1.120         | <br> 1.140     | 28.45          | 28.96 |  |
| D <sub>2</sub>       | <br>  1.00 B/ | ASIC           | 25.40 BASIC    |       |  |
| D <sub>3</sub>       | <br>  .500 B/ | ASIC           | 12.70 BASIC    |       |  |
| e <sub>1</sub>       | .023          | .027           | 0.58           | 0.69  |  |
| Н                    | <br>  1.150 E | BASIC          | 29.21 BASIC    |       |  |
| <br>  H <sub>1</sub> | <br>  2.30 B/ | ASIC           | 58.42 BASIC    |       |  |
| H <sub>2</sub>       | <br>  .650 B/ | ASIC           | 16.51 BASIC    |       |  |
| <br> L               | .365          | .395           | <br>  9.27     | 10.03 |  |
| N                    | 1             | 64 TERM        | INALS          | ļ     |  |
| s                    | .060          | .080           | 1.52           | 2.03  |  |
| S <sub>1</sub>       | .060          | .076           | <br>  1.52     | 1.93  |  |

Millimeters

T

i

Т

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 9          |

Case X

Devices 01, 02, 03

|   | 1               | 2                        | 3                    | 4               | 5               | 6                 | 7      | 8     | 9                | 10              | 11              | 12              | 13               | 14              |   |
|---|-----------------|--------------------------|----------------------|-----------------|-----------------|-------------------|--------|-------|------------------|-----------------|-----------------|-----------------|------------------|-----------------|---|
|   | 0               | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | 0                | 0               |   |
| _ |                 | NC                       | NC                   | NC              | NC              | NC                | NC     | NC    | NC               | NC              | NC              | NC              | NC               | v <sub>cc</sub> | - |
| Р | V <sub>CC</sub> | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | 0                | 0               | Ρ |
| N | v <sub>ss</sub> | NC                       | NC                   | NC              | NC              | NC                | NC     | NC    | NC               | NC              | NC              | NC              | NC               | NC              | N |
|   | 0               | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | 0                | 0               |   |
| м | NC              | NC                       | v <sub>ss</sub>      | v <sub>ss</sub> | v <sub>cc</sub> | NC                | NC     | NC    | NC               | v <sub>ss</sub> | v <sub>cc</sub> | NC              | NC               | NC              | м |
|   |                 | 0                        | 0                    |                 |                 |                   |        |       |                  |                 |                 | 0               | 0                | 0               |   |
| L | DEN             |                          | vcc                  |                 |                 |                   |        |       |                  |                 |                 | v <sub>ss</sub> | NC               | NC              | L |
|   |                 | 0                        | 0                    |                 |                 |                   |        |       |                  |                 |                 | 0               | 0                | 0               |   |
| К | BE3             | FAIL                     | v <sub>ss</sub><br>O |                 |                 |                   |        |       |                  |                 |                 | Vcc             | NC               | NC<br>O         | К |
| J | DT/R            | O<br>BE <sub>2</sub>     |                      |                 |                 |                   |        |       |                  |                 |                 | O<br>NC         | O<br>NC          | NC              |   |
| J | 0               | 0                        | 0                    |                 |                 |                   |        |       |                  |                 |                 | NL<br>O         | NL<br>O          | 0               | J |
| н | W/R             | BEO                      | LOCK                 |                 |                 | 80                | ттом у | TFW   |                  |                 |                 | NC              | NC               | NC              | н |
|   | 0               | 0                        | 0                    |                 |                 | 00                |        | 104   |                  |                 |                 | 0               | 0                | 0               |   |
| G | LAD 30          | READ                     | r BE <sub>1</sub>    |                 |                 |                   |        |       |                  |                 |                 | NC              | NC               | NC              | G |
|   | 0               | 0                        | 0                    |                 |                 |                   |        |       |                  |                 |                 | 0               | 0                | 0               |   |
| F | 1               |                          | CACHE                |                 |                 |                   |        |       |                  |                 |                 | NC              | NC               | NC              | F |
| - |                 | 0                        | 0                    |                 |                 |                   |        |       |                  |                 |                 | 0               | 0                | 0               | _ |
| E | 0               | 3 LAD <sub>26</sub><br>O | LAD <sub>27</sub>    |                 |                 |                   |        |       |                  |                 |                 | NC<br>O         | v <sub>ss</sub>  | NC<br>O         | E |
| D |                 | ADS                      |                      |                 |                 |                   |        |       |                  |                 |                 | vcc             | NC               | NC              | D |
| - | 0               | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | 0                | 0               | - |
| С | HOLD            | -                        | BADAC                | v <sub>cc</sub> | -               | LAD 20            | -      | -     | LAD3             |                 | v <sub>ss</sub> |                 | INT <sub>1</sub> | INT             | С |
|   | 0               | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | °o '             | 0               |   |
| в | LAU23           | LAD24                    | LAD 22               | LAD21           | LAD18           | LAD <sub>15</sub> | LAD12  | LAD10 | LAD <sub>6</sub> | LAD2            | CLK2            | LAD             | RESET            | v <sub>ss</sub> | в |
|   | 0               | 0                        | 0                    | 0               | 0               | 0                 | 0      | 0     | 0                | 0               | 0               | 0               | 0                | 0               |   |
| Α | V <sub>CC</sub> | ۷ <sub>SS</sub>          | LAD19                | LAD17           | LAD16           | LAD14             | LAD11  | LAD9  | LAD7             | LAD5            | LAD4            | LAD1            | INT 2            | v <sub>cc</sub> | Α |
|   |                 |                          |                      |                 |                 |                   |        |       |                  |                 |                 |                 |                  |                 |   |
|   | 1               | 2                        | 3                    | 4               | 5               | 6                 | 7      | 8     | 9                | 10              | 11              | 12              | 13               | 14              |   |
|   |                 |                          |                      |                 |                 |                   |        |       |                  |                 |                 |                 |                  |                 |   |


FIGURE 2. Terminal connections.

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 10         |

Case X

Devices 04, 05, 06

|         | 1   | 2                        | 3                    | 4                      | 5               | 6                      | 7                      | 8                     | 9                     | 10                    | 11                   | 12                    | 13                   | 14                   | _          |
|---------|---|--------------------------|----------------------|------------------------|-----------------|------------------------|------------------------|-----------------------|-----------------------|-----------------------|----------------------|-----------------------|----------------------|----------------------|------------|
| -       | 0<br>V  | O<br>NC                  | O<br>NC              | O<br>NC                | O<br>NC         | O<br>NC                | O<br>NC                | O<br>NC               | O<br>NC               | O<br>NC               | O<br>NC              | O<br>NC               | 0<br>v               | o<br>v <sub>cc</sub> |            |
| Р       | v <sub>cc</sub><br>O  | 0                        | 0                    | 0                      | 0               | 0                      | 0                      | 0                     | 0                     | 0                     | 0                    | 0                     | v <sub>ss</sub><br>O | 0                    | P          |
| N       | v <sub>ss</sub><br>O  | NC<br>O                  | NC<br>O              | NC<br>O                | NC<br>O         | NC<br>O                | NC<br>O                | NC<br>O               | NC<br>O               | NC<br>O               | NC<br>O              | NC<br>O               | NC<br>O              | NC<br>O              | N          |
| м       | NC  | v <sub>cc</sub>          | v <sub>ss</sub>      | v <sub>ss</sub>        | v <sub>cc</sub> | NC                     | NC                     | NC                    | NC                    | v <sub>ss</sub>       | v <sub>cc</sub>      | NC                    | NC                   | NC<br>O              | м          |
| L       | DEN   | O<br>NC                  |                      |                        |                 |                        |                        |                       |                       |                       |                      | o<br>v <sub>ss</sub>  | O<br>NC              | NC                   | L          |
| к       |   | O<br>FAIL                | o<br>v <sub>ss</sub> |                        |                 |                        |                        |                       |                       |                       |                      | o<br>v <sub>cc</sub>  | O<br>NC              | O<br>NC              | к          |
|         | O_<br>DT/R  | O<br>BE <sub>2</sub>     | 0                    |                        |                 |                        |                        |                       |                       |                       |                      | 0                     | 0                    | 0                    |            |
| J       | O<br>W/R  | <u>0</u>                 | )<br>0               |                        |                 |                        |                        |                       |                       |                       |                      | NC<br>O               | NC<br>O              | NC<br>O              | J          |
| н       | W/R<br>O  | BE <sub>0</sub>          | O<br>LOCK<br>O       |                        |                 | 80                     | TTOM                   | VIEW                  |                       |                       |                      | NC<br>O               | NC<br>O              | NC<br>O              | н          |
| G       | LAD 30  | READ                     | BE1                  |                        |                 |                        |                        |                       |                       |                       |                      | NC                    | NC                   | NC                   | G          |
| F       | LAD <sub>29</sub>   | O<br>1 LAD 31            | O<br>CACHE           |                        |                 |                        |                        |                       |                       |                       |                      | O<br>NC               | O<br>NC              | O<br>NC              | F          |
| ε       |   | O<br>1 LAD <sub>26</sub> | 0                    |                        |                 |                        |                        |                       |                       |                       |                      | O<br>NC               | o<br>v <sub>ss</sub> | O<br>NC              | ε          |
|         | 0   | 0                        | 0                    |                        |                 |                        |                        |                       |                       |                       |                      | 0                     | O<br>NC              | O<br>NC              |            |
| D       | ALE   | 0                        | HLDA<br>O            | 0                      | 0               | 0                      | 0                      | 0                     | 0                     | 0                     | 0                    | v <sub>cc</sub><br>O  | 0                    | 0                    | D          |
| C       | HOLD  | 0                        | BADAC                | 0                      | 0               | LAD <sub>20</sub><br>O | 0                      | 0                     | LAD <sub>3</sub><br>O | 0                     | v <sub>ss</sub><br>O | 0                     | O INT1               | 0                    | С          |
| В       | LAD23   | LAD24                    | LAD 22               | LAD <sub>21</sub>      | LAD18           | LAD15                  | LAD                    | 2 <sup>LAD</sup> 10   | LAD <sub>6</sub>      | LAD2                  | CLK2                 | LAD                   | RESET                | v <sub>ss</sub>      | В          |
| A       | v <sub>cc</sub>   | 0<br>V <sub>SS</sub>     |                      | O<br>LAD <sub>17</sub> |                 |                        | O<br>LAD <sub>11</sub> | O<br>LAD <sub>9</sub> | O<br>LAD <sub>7</sub> | O<br>LAD <sub>5</sub> |                      | O<br>LAD <sub>1</sub> |                      | o<br>v <sub>cc</sub> | A          |
|         | 1   | 2                        | 3                    | 4<br>FIGL              | 5<br>JRE 2      | 6<br>. <u>Term</u>     | 7<br>inal co           | 8<br>onnectic         | 9<br>ons - C          | 10<br>ontinu          | 11<br>ued.           | 12                    | 13                   | 14                   |            |
|         | -   | TAND/<br>ARY DI          |                      | G                      |                 |                        |                        |                       | ize<br><b>A</b>       |                       |                      |                       |                      |                      | 5962-90946 |
| DEFENSE | MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 |                          |                      |                        |                 |                        |                        | F                     | REVISI                | ON LE'<br>B           | VEL                  |                       | SHEET<br>11          |                      |            |



Downloaded from Arrow.com.

Case Y

Devices 01, 02, 03

| Pin | Signal            | Pin | Signal            | Pin | Signal          | pin | Signal          |
|-----|-------------------|-----|-------------------|-----|-----------------|-----|-----------------|
| 1   | BE <sub>0</sub>   | 42  | LAD <sub>11</sub> | 83  | NC              | 124 | NC              |
| 2   | BE3               | 43  | LAD <sub>12</sub> | 84  | V <sub>CC</sub> | 125 | V <sub>SS</sub> |
| 3   | READY             | 44  | LAD <sub>9</sub>  | 85  | NC              | 126 | V <sub>CC</sub> |
| 4   | BE <sub>1</sub>   | 45  | LAD <sub>10</sub> | 86  | NC              | 127 | NC              |
| 5   | CACHE             | 46  | LAD <sub>7</sub>  | 87  | V <sub>SS</sub> | 128 | NC              |
| 6   | DT/R              | 47  | LAD <sub>8</sub>  | 88  | NC              | 128 | NC              |
| 7   | LAD <sub>31</sub> | 48  | LAD <sub>5</sub>  | 89  | NC              | 130 | NC              |
| 8   | W/R               | 49  | LAD <sub>6</sub>  | 90  | NC              | 131 | NC              |
| 9   | LAD <sub>29</sub> | 50  | LAD <sub>4</sub>  | 91  | NC              | 132 | NC              |
| 10  | LAD <sub>30</sub> | 51  | LAD <sub>1</sub>  | 92  | NC              | 133 | NC              |
| 11  | LAD <sub>27</sub> | 52  | CLK <sub>2</sub>  | 93  | NC              | 134 | NC              |
| 12  | LAD <sub>28</sub> | 53  | INT <sub>2</sub>  | 94  | NC              | 135 | NC              |
| 13  | ALE               | 54  | LAD <sub>3</sub>  | 95  | NC              | 136 | NC              |
| 14  | LAD <sub>26</sub> | 55  | LAD <sub>2</sub>  | 96  | NC              | 137 | NC              |
| 15  | ADS               | 56  | LAD <sub>1</sub>  | 97  | NC              | 138 | NC              |
| 16  | HLDA              | 57  | RESET             | 98  | NC              | 139 | NC              |
| 17  | NC                | 58  | INT <sub>3</sub>  | 99  | NC              | 140 | NC              |
| 18  | V <sub>SS</sub>   | 59  | INT <sub>1</sub>  | 100 | V <sub>CC</sub> | 141 | NC              |
| 19  | V <sub>CC</sub>   | 60  | V <sub>SS</sub>   | 101 | NC              | 142 | NC              |
| 20  | V <sub>SS</sub>   | 61  | V <sub>CC</sub>   | 102 | NC              | 143 | NC              |
| 21  | V <sub>CC</sub>   | 62  | V <sub>SS</sub>   | 103 | V <sub>SS</sub> | 144 | NC              |
| 22  | V <sub>CC</sub>   | 63  | V <sub>CC</sub>   | 104 | NC              | 145 | NC              |
| 23  | V <sub>SS</sub>   | 64  | V <sub>SS</sub>   | 105 | NC              | 146 | NC              |
| 24  | V <sub>CC</sub>   | 65  | V <sub>CC</sub>   | 106 | NC              | 147 | NC              |
| 25  | V <sub>SS</sub>   | 66  | V <sub>SS</sub>   | 107 | NC              | 148 | NC              |
| 26  | V <sub>CC</sub>   | 67  | V <sub>CC</sub>   | 108 | NC              | 149 | NC              |
| 27  | HOLD              | 68  | NC                | 109 | NC              | 150 | NC              |
| 28  | BADAC             | 69  | NC                | 110 | NC              | 151 | NC              |
| 29  | LAD <sub>25</sub> | 70  | NC                | 111 | NC              | 152 | NC              |
| 30  | LAD <sub>24</sub> | 71  | NC                | 112 | NC              | 153 | V <sub>SS</sub> |
| 31  | LAD <sub>23</sub> | 72  | NC                | 113 | NC              | 154 | V <sub>CC</sub> |
| 32  | LAD <sub>21</sub> | 73  | NC                | 114 | NC              | 155 | NC              |
| 33  | LAD <sub>22</sub> | 74  | NC                | 115 | NC              | 156 | NC              |
| 34  | LAD <sub>19</sub> | 75  | INT <sub>0</sub>  | 116 | NC              | 157 | NC              |
| 35  | LAD <sub>20</sub> | 76  | NC                | 117 | NC              | 158 | V <sub>SS</sub> |
| 36  | LAD <sub>17</sub> | 77  | NC                | 118 | NC              | 159 | NC              |
| 37  | LAD <sub>18</sub> | 78  | NC                | 119 | V <sub>SS</sub> | 160 | LOCK            |
| 38  | LAD <sub>16</sub> | 79  | NC                | 120 | V <sub>CC</sub> | 161 | FAIL            |
| 39  | LAD <sub>15</sub> | 80  | NC                | 121 | NC              | 162 | DEN             |
| 40  | LAD <sub>14</sub> | 81  | NC                | 122 | NC              | 163 | BE              |
| 41  | LAD <sub>13</sub> | 82  | NC                | 123 | NC              | 164 | V <sub>SS</sub> |

FIGURE 2. <u>Terminal connections</u> - Continued.

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 13         |


# Case Y


# Devices 04, 05, 06


| Pin | Signal            | Pin | Signal            | Pin | Signal          | pin | Signal          |
|-----|-------------------|-----|-------------------|-----|-----------------|-----|-----------------|
| 1   | BE <sub>0</sub>   | 42  | LAD <sub>11</sub> | 83  | NC              | 124 | NC              |
| 2   | BE3               | 43  | LAD <sub>12</sub> | 84  | V <sub>CC</sub> | 125 | V <sub>SS</sub> |
| 3   | READY             | 44  | LAD <sub>9</sub>  | 85  | NC              | 126 | V <sub>CC</sub> |
| 4   | BE <sub>1</sub>   | 45  | LAD <sub>10</sub> | 86  | NC              | 127 | NC              |
| 5   | CACHE/TAG         | 46  | LAD <sub>7</sub>  | 87  | V <sub>SS</sub> | 128 | NC              |
| 6   | DT/R              | 47  | LAD <sub>8</sub>  | 88  | NC              | 128 | NC              |
| 7   | LAD <sub>31</sub> | 48  | LAD <sub>5</sub>  | 89  | NC              | 130 | NC              |
| 8   | W/R               | 49  | LAD <sub>6</sub>  | 90  | NC              | 131 | NC              |
| 9   | LAD <sub>29</sub> | 50  | LAD <sub>4</sub>  | 91  | NC              | 132 | NC              |
| 10  | LAD <sub>30</sub> | 51  | LAD <sub>1</sub>  | 92  | NC              | 133 | NC              |
| 11  | LAD <sub>27</sub> | 52  | CLK <sub>2</sub>  | 93  | NC              | 134 | NC              |
| 12  | LAD <sub>28</sub> | 53  | INT <sub>2</sub>  | 94  | NC              | 135 | NC              |
| 13  | ALE               | 54  | LAD <sub>3</sub>  | 95  | NC              | 136 | NC              |
| 14  | LAD <sub>26</sub> | 55  | LAD <sub>2</sub>  | 96  | NC              | 137 | NC              |
| 15  | ADS               | 56  | LAD <sub>1</sub>  | 97  | NC              | 138 | NC              |
| 16  | HLDA              | 57  | RESET             | 98  | NC              | 139 | NC              |
| 17  | NC                | 58  | INT <sub>3</sub>  | 99  | NC              | 140 | NC              |
| 18  | V <sub>SS</sub>   | 59  | INT <sub>1</sub>  | 100 | V <sub>CC</sub> | 141 | NC              |
| 19  | V <sub>CC</sub>   | 60  | V <sub>SS</sub>   | 101 | NC              | 142 | NC              |
| 20  | V <sub>SS</sub>   | 61  | V <sub>CC</sub>   | 102 | NC              | 143 | NC              |
| 21  | V <sub>CC</sub>   | 62  | V <sub>SS</sub>   | 103 | V <sub>SS</sub> | 144 | NC              |
| 22  | V <sub>CC</sub>   | 63  | V <sub>CC</sub>   | 104 | NC              | 145 | NC              |
| 23  | V <sub>SS</sub>   | 64  | V <sub>SS</sub>   | 105 | NC              | 146 | NC              |
| 24  | V <sub>CC</sub>   | 65  | V <sub>CC</sub>   | 106 | NC              | 147 | NC              |
| 25  | V <sub>SS</sub>   | 66  | V <sub>SS</sub>   | 107 | NC              | 148 | NC              |
| 26  | V <sub>CC</sub>   | 67  | V <sub>CC</sub>   | 108 | NC              | 149 | NC              |
| 27  | HOLD              | 68  | NC                | 109 | NC              | 150 | NC              |
| 28  | BADAC             | 69  | NC                | 110 | NC              | 151 | NC              |
| 29  | LAD <sub>25</sub> | 70  | NC                | 111 | NC              | 152 | NC              |
| 30  | LAD <sub>24</sub> | 71  | NC                | 112 | NC              | 153 | V <sub>SS</sub> |
| 31  | LAD <sub>23</sub> | 72  | NC                | 113 | NC              | 154 | V <sub>CC</sub> |
| 32  | LAD <sub>21</sub> | 73  | NC                | 114 | NC              | 155 | NC              |
| 33  | LAD <sub>22</sub> | 74  | NC                | 115 | NC              | 156 | NC              |
| 34  | LAD <sub>19</sub> | 75  | INT <sub>0</sub>  | 116 | NC              | 157 | NC              |
| 35  | LAD <sub>20</sub> | 76  | NC                | 117 | NC              | 158 | V <sub>SS</sub> |
| 36  | LAD <sub>17</sub> | 77  | NC                | 118 | NC              | 159 | NC              |
| 37  | LAD <sub>18</sub> | 78  | NC                | 119 | V <sub>SS</sub> | 160 | LOCK            |
| 38  | LAD <sub>16</sub> | 79  | NC                | 120 | V <sub>CC</sub> | 161 | FAIL            |
| 39  | LAD <sub>15</sub> | 80  | NC                | 121 | NC              | 162 | DEN             |
| 40  | LAD <sub>14</sub> | 81  | NC                | 122 | NC              | 163 | BE              |
| 41  | LAD <sub>13</sub> | 82  | NC                | 123 | NC              | 164 | V <sub>SS</sub> |


FIGURE 2. <u>Terminal connections</u> - Continued.


| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 14         |





























## 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

#### 4.2.1 Additional criteria for device classes M, B, and S.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition C or D. For device class M, the test circuit shall be submitted to DESC-ECS for review with the certificate of compliance. For device classes B and S, the test circuit shall be submitted to the qualifying activity.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be submitted to DESC-ECS with the certificate of compliance and shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535 and as detailed in table IIB herein.
- 4.3 Qualification inspection.

4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.2 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table IIA herein.
  - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | <b>26</b>  |

c. Subgroup 4 (C<sub>IN</sub>, C<sub>CLK</sub>, and C<sub>OUT</sub>) shall be measured only for the inital qualification and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.

4.4.2 Group B inspection. The group B inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

- 4.4.3.1 Additional criteria for device classes M, B, and S. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition C or D. For device class M, the test circuit shall be submitted to DESC-ECS for review with the certificate of compliance. For device classes B and S, the test circuit shall be submitted to the qualifying activity.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.3.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The steady-state life test circuit shall be submitted to DESC-ECS with the certificate of compliance and shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535.

| Test requirements                                 |                                     | Subgroups<br>nod 5005, table       | Subgroups<br>(per MIL-I-38535,<br>table III) |                                    |                                    |
|---|-------------------------------------|------------------------------------|--|------------------------------------|------------------------------------|
|   | Device<br>class<br>M                | Device<br>class<br>B               | Device<br>class<br>S                         | Device<br>class<br>Q               | Device<br>class<br>V               |
| Interim electrical parameters (see 4.2)           |                                     |                                    | 1,7  |                                    | 1,7                                |
| Final electrical parameters (see 4.2)             | <u>1</u> /<br>1,2,3,7,<br>8,9,10,11 | <u>1/</u><br>1,2,3,7,<br>8,9,10,11 | <u>2</u> /<br>1,2,3,7,<br>8,9,10,11          | <u>1/</u><br>1,2,3,7,<br>8,9,10,11 | <u>2/</u><br>1,2,3,7,<br>8,9,10,11 |
| Group A test<br>requirements (see 4.4)            | 1,2,3,7,<br>8,9,10,11               | 1,2,3,7,<br>8,9,10,11              | 1,2,3,7,<br>8,9,10,11                        | 1,2,3,7,<br>8,9,10,11              | 1,2,3,7,<br>8,9,10,11              |
| Group B end-point electrical parameters (see 4.4) |                                     |                                    | 1,2,3  |                                    |                                    |
| Group C end-point electrical parameters (see 4.4) | 2,8a,10                             | 2,8a,10                            | 2,7,8a,10                                    | 2,8a,10                            | 2,7,8a,10                          |
| Group D end-point electrical parameters (see 4.4) | 2,8a,10                             | 2,8a,10                            | 2,7,8a,10                                    | 2,8a,10                            | 2,8a,10                            |
| Group E end-point electrical parameters (see 4.4) | 2,8a,10                             | 2,8a,10                            | 2,8a,10                                      | 2,8a,10                            | 2,8a,10                            |

# TABLE IIA. Electrical test requirements.

<u>1</u>/ PDA applies to subgroup 1.

2/PDA applies to subgroups 1 and 7.

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | <b>27</b>  |

TABLE IIB. Additional screening for device class V.

| Test                            | MIL-STD-883, test method                | Lot requirement |
|---------------------------------|---|-----------------|
| Particle impact noise detection | 2020                                    | 100%            |
| Internal visual                 | 2010, condition A or approved alternate | 100%            |
| Nondestructive bond pull        | 2023 or<br>approved alternate           | 100%            |
| Reverse bias burn-in            | 1015                                    | 100%            |
| Burn-in                         | 1015, total of 240 hours at<br>+125°C   | 100%            |
| Radiograpnic                    | 2012                                    | 100%            |

4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.

- a. RHA tests for device classes B and S for levels M, D, R, and H or for device class M for levels M and D shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- b. End-point electrical parameters shall be as specified in table IIA herein.
- c. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table IIA herein.
- d. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for RHA level being tested, and meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25° C ±5 percent, after exposure.
- Prior to and during total dose irradiation testing, the devices shall be biased to establish a worst case condition as specified in the radiation exposure circuit.
- f. For device classes M, B, and S, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
- g. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

| STANDARD<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br><b>A</b> |                     | 5962-90946         |
|---|------------------|---------------------|--------------------|
|   |                  | REVISION LEVEL<br>B | SHEET<br><b>28</b> |

6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

6.4 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.

|   |                         | -  |  |   |            |
|---|-------------------------|--|--|---|------------|
| 6.5 Pin functions.                                      |                         |  |  |   |            |
| <u>Symbol</u>   | <u>Type</u>             | Name and function  |  |   |            |
| CLK21   |                         |  | SYSTEM CLOCK: Provides the fundamental timing for 5962-90946. It is divided by two inside the device to generate the internal processor clock. |   |            |
| LAD <sub>31</sub> -<br>LAD <sub>0</sub>                 | I/O<br>T.S.             | LOCAL ADDRESS/DATA BUS: Carries 32-bit physical addresses and data to and from memory. During an address $(T_a)$ cycle, bits 2-31 contain a physical word address (bites 0-1 indicate SIZE; see below). During a data $(T_d)$ cycle, bits 0-31 contain read or write data. The LAD lines are active HIGH and float to a high impedance state when not active. SIZE, which is comprised of bits 0-1 of the LAD lines during a $T_a$ cycle, specifies the size of a transfer in words for a burst transaction. |  |   |            |
|   |                         | LAD 1  | <u>AD 0</u>  |   |            |
|   |                         | 0  | 0 2  | 1 word<br>2 words<br>3 words<br>4 words |            |
| ALE   | 0<br>T.S.               | <u>ADD</u> RESS-LATCH ENABLE: Indicates the transfer of a physical address.<br>ALE is asserted during a $T_a$ cycle and deserted before the beginning of the $T_d$ state. It is<br>active LOW and floats to a high impedance state when the processor is idle or is at the end of<br>any bus access.   |  |   |            |
| ADS   | 0<br>O.D.               | ADDRESS STATUS: Indicates an address state. $\overline{\text{ADS}}$ is asserted every T <sub>a</sub> state<br>and deserted during the following T <sub>d</sub> <u>state.</u> For a burst transaction, ADS is<br>asserted again every T <sub>d</sub> state where READY was asserted in the previous cycle.  |  |   |            |
| W/R   | 0<br>O.D.               | WRITE/READ: Specifies, during a $T_a$ cycle, whether the operation is a write or read. It is latched on-chip and remains valid during $T_d$ and $T_w$ states.  |  |   |            |
| DT/R  | 0<br>O.D.               | DATA TRANSMIT/RECEIVE: Indicates the direction of data transfer to and from the L-bus. It is low during $T_a$ , $T_w$ , and $T_d$ cycles for a read or interrupt acknowledgement; it is high during $T_a$ , $T_w$ , and $T_d$ cycles for a write. DT/R never changes state when DEN is asserted.   |  |   |            |
| DEN   | 0<br>O.D.               | DATA ENABLE: Is asserted during $\rm T_d$ and $\rm T_w$ cycles and indicates transfer of data on the LAD bus lines.  |  |   |            |
| READY   | I                       | READY: Indicates that data on LAD lines can be sampled or removed. If $\overline{\text{READY}}$ is not asserted during a $T_d$ cycle, the $T_d$ cycle is extended to the next cycle by inserting wait state ( $T_w$ ), and ADS is not asserted in the next cycle.  |  |   |            |
|   |                         |  |  |   |            |
|   |                         |  |  |   |            |
|   | STANDAR<br>MILITARY DRA |  | SIZE<br>A  |   | 5962-90946 |
| DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 |                         |  | REVISION LEVEL<br>B  | SHEET<br><b>29</b>                      |            |

| DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 |             |  | REVISION LEVEL<br>B  | SHEET<br>30   |   |
|---|-------------|--|--|---|---|
| STANDARD<br>MILITARY DRAWING                            |             | SIZE<br>A  |  | 5962-90946  |   |
|   |             |  |  |   |   |
| INT <sub>2</sub><br>(INTR)                              | I           | is interpreted. If INT <sub>2</sub> , it   | t has the same inte  | The bus control register de<br>rpretation as the INT <sub>0</sub> and<br>an external interrupt controll   | INT1 pins. If INTR, it  |
| INT <sub>1</sub>  | I           |  | INTERRUPT 1: Like $\overline{INT}_0$ , provides direct interrupt signaling.  |   |   |
|   |             | the signal is at a high vo   | oltage level, it indica<br>er = 0); if it is at a lo   | ignal is interpreted differentl<br>ates that this processor is a<br>w voltage level, it indicates t<br>mber = 1).   | primary bus master  |
| ĪĀĊ   | I           | a (INT <sub>0</sub> )pending IAC m<br>register determines in w<br>IAC request in a synchr<br>enabled by being dease<br>additional bus cycle; in          | essage for the proo<br>which way the signa<br>ronous system, this<br>serted for at least o<br>an asynchronous s  | JEST/INTERRUPT: 0 indic<br>cessor or an interrupt. The<br>al should be interpreted. To<br>pin (as well as the other in<br>ne bus cycle and then asse<br>system, the pin must remain<br>t least two more bus cycles          | bus interrupt control<br>signal an interrupt or<br>terrupt pins) must be<br>erted for at least one<br>deasserted for at least |
| NC  | N/A         | NOT CONNECTED: Indicates pins should not be connected. Never connect any pin marked N C.   |  |   |   |
| FAILURE   | 0<br>O.D.   | correctly. After RESET<br>FAILURE is asserted w<br>completes successfully,<br>a zero checksum on the   | is deasserted and<br>hile th <u>e proces</u> sor<br>, then FAILURE is<br>e first eight words c<br>ime <u>and rema</u> ins as   | t the processor has failed to<br>before the first bus transac<br>performs a self-test. If the s<br>deasserted. Next, th <u>e proc</u><br>of memory. If it fails, FAILU<br>sserted; if it passes, system<br>ains deasserted. | tion begins.<br>self-test<br><u>es</u> sor performs<br>RE is  |
| RESET   | I           | Duri <u>ng RES</u> ET assertio<br>and IAC/INT/ <sub>o</sub> ), the tri-s<br>other output pins are pl<br>for at least 41 CLK2 cyo<br>of RESET should occu | RESET: Clears the internal logic of the processor and causes it to re-initialize.<br>During RESET assertion, the input pins are ignored (except for RADAC<br>and IAC/INT/ <sub>0</sub> ), the tri-state output pins are placed in a high impedance state, and<br>other output pins are placed in their non-asserted state. RESET must be asserted<br>for at least 41 CLK2 cycles for a predictable RESET. The HIGH to LOW transition<br>of RESET should occur after the rising edge of both CLK2 and the external bus CLK,<br>and before the next rising edge of CLK2. |   |   |
|   |             |  | is processor will pe   | DAC signal is interpreted diff<br>rform system initialization.<br>m initialization instead.   |   |
| BADAC   | 1           | transaction is asserted,   | indicates that an u  | lowing the one in which the<br>nrecoverable error has occ<br>ore instruction has not beer   | urred on the current b  |
|   |             | waits until it is not asser  | ted; if not asserted   | ead, <u>LOCK</u> is examined <u>. If</u><br>, the processor asserts LOC<br>gnated as an RMW-write do  | CK duri <u>ng the</u> T <sub>a</sub> cycl   |
| LOCK  | I/O<br>O.D. | the current cycle (if they   | would assert LOC   | from gaining <u>control</u> of the l<br>CK to do so). LOCK is used<br>Read/Modify/Write (RMW)   | by the processor or   |
| <u>Symbol</u>   | <u>Type</u> | Name and function  |  |   |   |

| Symbol  | Turna                                   | Nome and function   |   |   |   |
|---|---|---|---|---|---|
| Symbol  | <u>Type</u>                             | Name and function   |   |   |   |
| INT <sub>3</sub><br>determines                          | I/O                                     |   |   | GE: The bus interrupt co  | -   |
| (INTA)  | O.D.                                    | INT <sub>1</sub> , and INT <sub>2</sub> pins. If I  | NTA, it is used as ar   | same interpretation as th<br>output to control interrug<br>and remains valid during   | ot ackňowledge bus  |
| BE <sub>3</sub> -BE <sub>0</sub>                        | 0<br>O.D.                               | the current bus cycle. B<br>LAD <sub>0</sub> .<br>The byte enables are pro<br>specify the bytes of the fi<br><u>of the n</u> ext data word (if<br>READY. The byte enab<br>undefined. Th <u>e byte enab</u><br>the next when READY is<br>For reads, the byte enab<br>device will assert only ad<br>permitted), and are requi<br>naturally aligned (e.g., as  | $E_3$ corresponds to L<br>ovided in advance of<br>rst data word. The<br>any), that is, the word<br>bles are latched on<br>les specify the byte<br>jacent byte enables<br>red to assert at leas<br>eserting BE <sub>1</sub> and BE | bytes (up to four <u>) on</u> the $B_{AD_{31}}$ -LAD <sub>24</sub> and BE <sub>0</sub> co<br>data. The byte enables a<br>byte enables asserted du<br>d to be transmitted follow<br>cles preceding the last ass<br>chip and remain constan<br>s) that the processo <u>r will</u> a<br>(e.g., asserting just BE <sub>0</sub> a<br>t on <u>e</u> byte enable. Access<br>2 is not allowed even tho<br>y, they can be decoded fr   | prresponds to LAD <sub>7</sub> -<br>asserted during $T_a$<br>ring $T_d$ specify the byte<br>ing the n <u>ext asser</u> tion<br>sertion of READY are<br>t from one $T_d$ cycle to<br>actu <u>ally</u> use. The<br>and BE <sub>2</sub> is not<br>ses must also be<br>ugh they are adjacent) |
| HOLD  | 1                                       | is initialized as the primal<br>processor receives HOL<br>state bus lines, asserts H<br>deasserted, the processo<br>T <sub>a</sub> state.<br>HOLD ACKNOWLEDGI   | y bus master this in<br>D and grants anothe<br>IOLD ACKNOWLEI<br>or will deassert HOL<br>E RECEIVED: Indic  | y bus master to acquire the put will be interpreted as here master control of the budge, and enters the $T_h s$ DACKNOWLEDGE and ates that the processor hous master this input is interpreted by the processor hous master the p | HOLD. When the<br>us, it floats its three-<br>tate. When HOLD is<br>go to either the T <sub>1</sub> or<br>as acquired the bus. I  |
| HLDA<br>(HOLDR)   | 0<br>T.S.                               | HOLD ACKNOWLEDGE: Relinquishes control of the bus to another bus master. If the processor is initialized as the primary bus master this output will be interpreted as HLDA. When HOLD is deasserted, the processor will deassert HLDA and go to either T <sub>1</sub> or T <sub>a</sub> state HOLD REQUEST: Indicates a request to acquire the bus. If the processor is initialized as the secondary bus master this output will be interpreted as HOLDR. |   |   |   |
| CACHE/TAG   | I/O                                     | CACHE signal T.S. float   | s to a high impedan   | n access is cacheable dur<br>ce state when the process<br>cles identifies the contents<br>r (TAG = 1).  | sor is idle. TAG is an  |
| T.S. =  | Input/output<br>Three state<br>RECOVERY | O = Output<br>$T_a = T_{ADDRESS}$<br>$T_1 = T_{IDLE}$   | I = Input<br>T <sub>d</sub> = T <sub>DATA</sub><br>T <sub>h</sub> = T <sub>HOLD</sub>   | O.D. = Open-<br>T <sub>w</sub> = T <sub>WAIT</sub>  | drain   |
|   | STANDAR<br>MILITARY DR                  | AWING   | SIZE<br>A   |   | 5962-90946  |
| DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 |   |   | REVISION LEVEL<br>B   | SHEET<br>31   |   |

JUL 91

6.6 <u>One part - one part number system</u>. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

| Military documentation format   | Example PIN<br>under new system | Manufacturing<br>source listing | Document<br><u>listing</u> |
|---|---------------------------------|---------------------------------|----------------------------|
| New MIL-M-38510 Military Detail<br>Specifications (in the SMD format) | 5962-XXXXXZZ(B or S)YY          | QPL-38510<br>(Part 1 or 2)      | MIL-BUL-103                |
| New MIL-H-38534 Standardized Military<br>Drawings                     | 5962-XXXXXZZ(H or K)YY          | QML-38534                       | MIL-BUL-103                |
| New MIL-I-38535 Standardized Military<br>Drawings                     | 5962-XXXXXZZ(Q or V)YY          | QML-38535                       | MIL-BUL-103                |
| New 1.2.1 of MIL-STD-883 Standardized<br>Military Drawings            | 5962-XXXXXZZ(M)YY               | MIL-BUL-103                     | MIL-BUL-103                |

### 6.7 Sources of supply.

6.7.1 Sources of supply for device classes B and S. Sources of supply for device classes B and S are listed in QPL-38510.

6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-ECS and have agreed to this drawing.

6.7.3 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

| STANDARD<br>MILITARY DRAWING      | SIZE<br><b>A</b> |                | 5962-90946 |
|-----------------------------------|------------------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER |                  | REVISION LEVEL | SHEET      |
| DAYTON, OHIO 45444                |                  | B              | 32         |

# STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

## DATE: 93-02-12

Approved sources of supply for SMD 5962-90946 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECS. This bulletin is superseded by the next dated revision of MIL-BUL-103.

| Standardized<br>military drawing<br>PIN    | <br>  Vendor<br>  CAGE<br>  number<br> | Vendor<br>  similar<br>  PIN <u>1</u> / |
|--|--|---|
| <br>  5962-9094601MXX<br>  5962-9094601MYX | <br>  34649<br>  34649                 | MG80960MC-16/B<br>MQ80960MC-16/B        |
| <br>  5962-9094602MXX<br>  5962-9094602MYX | <br>  34649<br>  34649                 | MG80960MC-20/B<br>MQ80960MC-20/B        |
| <br>  5962-9094603MXX<br>  5962-9094603MYX | <br>  34649<br>  34649                 | MG80960MC-25/B<br>MQ80960MC-25/B        |
| <br>  5962-9094604MXX<br>  5962-9094604MYX | <br>  34649<br>  34649                 | MG80960XA-16/B<br>MQ80960XA-16/B        |
| 5962-9094605MXX<br>5962-9094605MYX         | 34649<br>34649                         | MG80960XA-20/B<br>MQ80960XA-20/B        |
| <br>  5962-9094606MXX<br>  5962-9094606MYX | <br>  34649<br>  34649                 | <br> MG80960XA-25/B<br> MQ80960XA-25/B  |

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

34649

Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051 Point of contact: 5000 W. Chandler Blvd. Chandler, AZ 85226

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.