

28-Bit Registered Buffer for DDR2


Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A
- Optimized for DDR2 400/533/667 JEDEC 4 Rank VLP DIMMS

Product Features:

- 28-bit 1:1 registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on RESET input
- 50% more dynamic driver strength than standard SSTU32864
- Low voltage operation V_{DD} = 1.7V to 1.9V
- Available in 96 BGA package

Pin Configuration



96 Ball BGA (Top View)

Functionality Truth Table

	1	Inputs	1	1	ı		Outputs	
RESET	DCS0	DCS1	СК	СК	Dn, DODTn, DCKEn	Qn	QCS	QODT, QCKE
Н	L	L	1	\downarrow	L	L	L	L
Н	L	L	↑	\rightarrow	Н	Н	L	Η
Н	L	L	L or H	L or H	Х	Q_0	Q_0	Q_0
Н	┙	Н	↑	\rightarrow	L	L	L	L
Н	L	Н	↑	\rightarrow	Н	Н	L	Н
Н	L	Н	L or H	L or H	Х	Q_0	Q_0	Q_0
Н	Н	L	1	\downarrow	L	L	Н	L
Н	Ι	L	↑	\rightarrow	Н	Н	Н	Η
Н	Н	L	L or H	L or H	Х	Q_0	Q_0	Q_0
Н	Н	Н	1	\downarrow	L	Q_0	Н	L
Н	Н	Н	1	\downarrow	Н	Q_0	Н	Н
Н	Н	Н	L or H	L or H	Х	Q_0	Q_0	Q_0
L	X or floating	X or floating	X or floating	X or floating	X or floating	L	L	L



Ball Assignments

28 bit 1:1 Register

Α	DCKE0	D0	V _{REF}	V _{DD}	QCKE0	QCKE1
В	DCKE1	D1	GND	GND	Q0	Q1
С	D2	DODT1	V_{DD}	V_{DD}	Q2	Q21
D	DODT0	PTYERR	GND	GND	QODT0	QODT1
Ε	D3	D4	V_{DD}	V_{DD}	Q3	Q4
F	D5	D6	GND	GND	Q5	Q6
G	PAR_IN	RESET	V_{DD}	V_{DD}	NC	NC
Н	СК	DCS0	GND	GND	QCS0	QCS1
J	CK	DCS1	V_{DD}	V_{DD}	NC	NC
K	D7	D8	GND	GND	Q7	Q8
L	D9	D10	V_{DD}	V_{DD}	Q9	Q10
M	D11	D12	GND	GND	Q11	Q12
Ν	D13	D14	V_{DD}	V_{DD}	Q13	Q14
Р	D15	D16	GND	GND	Q15	Q16
R	D17	D18	V_{DD}	V_{DD}	Q17	Q18
Т	D19	D20	D21	V_{DD}	Q19	Q20
	1	2	3	4	5	6



General Description

This 28-bit 1:1 registered buffer with parity is designed for 1.7V to 1.9V V_{DD} operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The ICSSSTUB32872A operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.

The device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CK and CK. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the ICSSSTUB32872A must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The <u>device</u> monitors both $\overline{DCS0}$ and $\overline{DCS1}$ inputs <u>and</u> will gate the Qn outputs from changing states when both $\overline{DCS0}$ and $\overline{DCS1}$ are high. If either $\overline{DCS0}$ or $\overline{DCS1}$ input is low, the Qn outputs will function normally. The <u>RESET</u> input has priority over the $\overline{DCS0}$ and $\overline{DCS1}$ control and will force the Qn outputs low and the <u>PTYERR</u> output high.

The ICSSSTU32872A includes a parity checking function. The ICSSSTUB32872A accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW). Package options include 96-ball Thin Profile Fine Pitch BGA (TFBGA, MO-TBD).

			Inputs				Output
RESET	DCS0	DCS1	СК	СK	of inputs = H (D0-D21)	PARIN*	PTYERR**
Н	L	Н	1	↓	Even	L	Н
Н	L	Н	↑	↓	Odd	L	L
Н	L	Н	1	↓	Even	Н	L
Н	L	Н	1	↓	Odd	Н	Н
Н	Н	L	1	↓	Even	L	Н
Н	Н	L	1	↓	Odd	L	L
Н	Н	L	1	↓	Even	Н	L
Н	Н	L	1	↓	Odd	Н	Н
Н	Н	Н	1	↓	X	X	PTYERR ₀
Н	X	X	L or H	L or H	X	X	PTYERR 0
L	X or floating	X or floating	X or floating	X or floating	X or floating	X or floating	Н

PARIN arrives one clock cycle after the data to which it applies.


^{**} This transition assumes $\overline{\text{PTYERR}}$ is high at the crossing of CK going high and $\overline{\text{CK}}$ going low. If $\overline{\text{PTYERR}}$ is low, it stays latched low for two clock cycles or until $\overline{\text{RESET}}$ is driven low.

Ball Assignment

Signal Group	Signal Name	Туре	Description
Ungated inputs	DCKE0, DCKE1, DODT0, DODT1	SSTL_18	DRAM function pins not associated with Chip Select.
Chip Select gated inputs	D0 D21	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW.
Chip Select inputs	DCS0, DCS1	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be low when a valid address/command is present. The register can be programmed to re-drive all D-inputs when at least one Chip Slect input is LOW.
Re-driven outputs	Q0Q21, QCS0-1, QCKE0-1, QODT0-1	SSTL_18	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.
Parity input	PARIN	SSTL_18	Input parity is received on pin PARIN and should maintain odd parity across the D0D20 inputs, at the rising edge of the clock.
Parity error output	PTYERR	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. PTYERR will be active for two clock cycles, and delayed by an additional clock cycle for compatibility with final parity out timing on the industry-standard DDR-II register with parity (in JEDEC definition).
Clock inputs	CK, CK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CK).
Miscellaneous inputs	RESET	1.8 V LVCMOS	Asynchronous reset input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the PTYERR signal.
	VREF	0.9 V nominal	Input reference voltage for the SSTL_18 inputs. Two pins (internally tied together) are used for increased reliability.




Block Diagram





Parity Functionality Block Diagram





Register Timing




Figure 4 — RESET switches from L to H

(1) After RESET is switched from LOW to HIGH, all data and PARIN input signals must be set and held LOW for a minimum time of t_{ACT} (max) to avoid false error.



Register Timing




Figure $5 - \overline{\text{RESET}}$ being held HIGH



RegisterTiming




Figure 6 — $\overline{\text{RESET}}$ switches from H to L

(1) After Reset is switched from HIGH to LOW, all data and clock input signals must be set and held at valid logic levels (not floating) for a minimum time of $t_{\mbox{\footnotesize INACT}}$ (max)

Absolute Maximum Ratings

Storage Temperature -65°C to +150°C Supply Voltage.....--0.5V to 2.5V Input Voltage^{1,} -0.5V to VDD +2.5V Output Voltage^{1,2} -0.5V to VDDQ + 0.5V 2. This value is limited to 2.5V maximum. Input Clamp Current ±50 mA Output Clamp Current ±50mA Continuous Output Current..... ±50mA VDD or GND Current/Pin ±100mA Package Thermal Impedance³ 36°C

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Recommended Operating Conditions

	DESCRIPTION					I
PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS	
V_{DDQ}	I/O Supply Voltage		1.7	1.8	1.9	
V_{REF}	Reference Voltage		0.49 x V _{DD}	0.5 x V _{DD}	0.51 x V _{DD}	
Vπ	Termination Voltage		V _{REF} - 0.04	V_{REF}	$V_{REF} + 0.04$	
V_{I}	Input Voltage		0		V_{DDQ}	
V _{IH (DC)}	DC Input High Voltage		V _{REF} + 0.125			
V _{IH (AC)}	AC Input High Voltage	Data Inputs	V _{REF} + 0.250			v
V _{IL (DC)}	DC Input Low Voltage	Data Inputs			V _{REF} - 0.125	v
V _{IL (AC)}	AC Input Low Voltage				V _{REF} - 0.250	
V_{IH}	Input High Voltage Level	RESET	0.65 x V _{DDQ}			
V_{IL}	Input Low Voltage Level	INESET			$0.35 \times V_{DDQ}$	
V_{ICR}	Common mode Input Range	CK, CK	0.675		1.125	
V_{ID}	Differential Input Voltage	CK, CK	0.600			
I _{OH}	High-Level Output Current				-8	m A
I _{OL}	Low-Level Output Current				8	mA
T _A	Operating Free-Air Temperatu	ire	0		70	°C

¹Guaranteed by design, not 100% tested in production.

Note: Rst and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Rst is low.

Electrical Characteristics - DC

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 2.5 + /-0.2V$, $V_{DDQ} = 2.5 + /-0.2V$; (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS		V_{DDQ}	MIN	TYP	MAX	UNITS
V_{OH}		$I_{OH} = -8mA$		1.7V	1.2			V
V_{OL}		$I_{OL} = 8mA$		1.7V			0.5	V
I_{l}	All Inputs	$V_I = V_{DD}$ or GND		1.9V			±5	μA
	Standby (Static)	RESET = GND					200	μA
I _{DD}	Operating (Static)	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, RESET = V_{DD}		1.9V			150	mA
	Dynamic operating (clock only)	$\label{eq:RESET} \overline{\text{RESET}} = V_{DD}, \\ V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)}, \\ \text{CLK and } \overline{\text{CLK}} \text{ switching} \\ 50\% \text{ duty cycle.}$	I _O = 0			TBD		μΑ/clock MHz
I _{DDD}	Dynamic Operating (per each data input)	$\begin{split} \overline{\text{RESET}} &= \text{V}_{\text{DD}}, \\ \text{V}_{\text{I}} &= \text{V}_{\text{IH}(\text{AC})} \text{ or } \text{V}_{\text{IL (AC)}}, \\ \text{CLK and CLK switching} \\ 50\% \text{ duty cycle. One data} \\ \text{input switching at half} \\ \text{clock frequency, 50\%} \\ \text{duty cycle} \end{split}$	10 – 3	1.8V		TBD		μΑ/ clock MHz/data
C _i	Data Inputs CLK and CLK	$V_I = V_{REF} \pm 350 \text{mV}$ $V_{ICR} = 1.25 \text{V}, V_{I(PP)} = 360 \text{n}$	٦V		2.5 2		5 3.8	pF
	RESET	$V_I = V_{DDQ}$ or GND				4.5		pF

Notes:

Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range (See figure 7)

PARAMETER	$V_{DD} = 1.8$	3V ± 0.1V	UNIT
PANAMETEN	MIN	MAX	ONT
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
dV/dt_Δ^1		1	V/ns

^{1.} Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)

^{1 -} Guaranteed by design, not 100% tested in production.



Timing Requirements

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	DADAMETERS		$V_{DD} = 1.8$	3V ±0.1V	UNITS
STWIBUL	PARAMETERS		MIN	MAX	UNITS
f _{clock}	Clock frequency			410	MHz
t _W	Pulse duration		1		ns
t _{ACT}	Differential inputs active time			10	ns
t _{INACT}	Differential inputs inactive time			15	ns
t _S		Data before CK↑, CK ↓	0.6		
	Setup time	DCS0, DSC1 before CK↑, CK↓, CSR high	0.7		ns
t _H	Hold time	DCS, DODT, DCKE and Dn after CK↑, CK↓	0.6		ns
чн	Hold time	PAR_IN after CK↑, CK ↓	0.5		ns

Notes:

- 1 Guaranteed by design, not 100% tested in production.
- 2 For data signal input slew rate of 1V/ns.
- 3 For data signal input slew rate of 0.5V/ns and < 1V/ns.
- 4 CK/CK signal input slew rate of 1V/ns.

Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted)

Symbol	Parameter	Measurement Conditions	MIN	MAX	Units
fmax	Max input clock frequency		410		MHz
t _{PDM}	Propagation delay, single bit switching	CK↑ and CK ↓ to Qn	1.25	1.9	ns
t _{LH}	Low to High propagation delay	CK↑ and CK↓ to PTYERR	1.2	3	ns
t⊢∟	High to low propagation delay	TOR FAIN OR VIOLET YEAR	0.9	3	ns
t _{PDMSS}	Propagation delay simultaneous switching	CK↑ and CK ↓ to Qn		2	ns
t _{PHL}	High to low propagation delay	RESET ↓ to Qn↓		3	ns
t _{PLH}	Low to High propagation delay	RESET↓ to PTYERR↑		3	ns

^{1.} Guaranteed by design, not 100% tested in production.







Figure 6 — Parameter Measurement Information (V_{DD} = 1.8V±0.1V)


Notes: 1. C_L includes probe and jig capacitance.

- 2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and I_{DD} or I_{D
- 3. All input pulses are supplied by generators having the following chareacteristics: PRR \leq 10 MHz, Zo=50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. $V_{REF} = V_{DD}/2$
- 6. $V_{IH} = V_{REF} + 250$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS input.
- 7. $V_{IL} = V_{REF}$ 250 mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- 8. $V_{ID} = 600 \text{ mV}$
- 9. t_{PLH} and t_{PHL} are the same as t_{PDM}.







LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS - HIGH-TO-LOW SLEW-RATE MEASUREMENT



LOAD CIRCUIT - LOW-TO-HIGH SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS – LOW-TO-HIGH SLEW-RATE MEASUREMENT


Figure 7 — Output Slew-Rate Measurement Information ($V_{DD} = 1.8V \pm 0.1V$)

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z_{O} = $50\Omega,$ input slew rate = 1 V/ns $\pm20\%$ (unless otherwise specified).

- 3 Test circuits and switching waveforms (cont'd)
- 3.3 Error output load circuit and voltage measurement information (V $_{DD}$ = 1.8 V \pm 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; Z_{o} = 50Ω ; input slew rate = 1 V/ns \pm 20%, unless otherwise specified.



LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT

(1) C_L includes probe and jig capacitance.

Figure 28 — Load circuit, error output measurements




Figure 29 — Voltage waveforms, open-drain output low-to-high transition time with respect to reset input




Figure 30 — Voltage waveforms, open-drain output high-to-low transition time with respect to clock inputs





Figure 31 — Voltage waveforms, open-drain output low-to-high transition time with respect to clock inputs

1222F—3/13/07

3 Test circuits and switching waveforms (cont'd)


3.4 Partial-parity-out load circuit and voltage measurement information (V_{DD} = 1.8 V \pm 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; $Z_0 = 50\Omega$; input slew rate = 1 V/ns \pm 20%, unless otherwise specified.



(1) C_L includes probe and jig capacitance.


Figure 32 — Partial-parity-out load circuit,



 $V_{TT} = V_{DD}/2$ t_{PLH} and t_{PHL} are the same as t_{PD} .

 $V_{\rm I(PP)} = 600~\rm mV$

Figure 33 — Partial-parity-out voltage waveforms; propagation delay times with respect to clock inputs



 $V_{\rm TT} = V_{\rm DD}/2$

 $t_{\mbox{\footnotesize PLH}}$ and $t_{\mbox{\footnotesize PHL}}$ are the same as $t_{\mbox{\footnotesize PD}}.$


 $V_{IH} = V_{REF} + 250 \text{ mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS inputs.

 $V_{IL} = V_{REF} - 250 \ mV \ (AC \ voltage \ levels) \ for \ differential \ inputs. \ V_{IL} = V_{DD} \ for \ LVCMOS \ inputs.$

Figure 34 — Partial-parity-out voltage waveforms; propagation delay times with respect to reset input

1222F—3/13/07





ALL DIMENSIONS IN MILLIMETERS

				BALL (GRID	Max.			REF. DIM	ENSIONS
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	b	С
		Min/Max					Min/Max	Min/Max		
13.50 Bsc	5.50 Bsc	1.20/1.40	0.80 Bsc	6	16	96	0.40/0.50	0.25/0.41	0.75	0.75
11.50 Bsc	5.00 Bsc	1.00/1.20	0.65 Bsc	6	16	96	0.35/0.45	0.25/0.35	0.875	0.875


Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

10-0055C

* Source Ref.: JEDEC Publication 95, MO-205

Ordering Information

ICSSSTUB32872Az(LF)T



1222F-3/13/07

Revision History

Rev.	Issue Date	Description	Page #
Α	5/2/2006	Initial Release.	-
В	12/12/2006	Electrical table, Ci Data input max changed from 3.5 to 5.0, CLK max changed from 3 to 3.8	11
С	12/20/2006	Timing table, ts Data before CK changed from 0.5 to 0.7, th DCS after CK changed from 0.5 to 0.6	12
D	12/21/2006	Applications, removed "800"; Electrical table, Idd Operating max changed from 80 to 150, Ci RESET typ changed from 2.5 to 4.5; Timing table, th Hold Time, changed Q to Dn, Switching table, changed tpdm max from 1.7 to 1.9, thl min from 1 to 0.9, and tpdmss max from 1.9 to 2.	1, 11, 12
E	3/6/2007	Timing table, ts Data before CK changed from 0.7 to 0.6; Switching table, fixed typos.	12
F	3/13/2007	Page 1, Recc. List, changed 3rd bullet to "Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A"; page 11, fixed typos.	1, 11

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

SSTUB32872AHMLFT SSTUB32872AHLF SSTUB32872AHMLF SSTUB32872AHLFT