

**FEATURES:**


- Phase-Lock Loop Clock Distribution
- 10MHz to 133MHz operating frequency
- Distributes one clock input to one bank of five outputs
- Zero Input-Output Delay
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle
- IDT2305-1 for Standard Drive
- IDT2305-1H for High Drive
- No external RC network required
- Operates at 3.3V V<sub>DD</sub>
- Power down mode
- Available in SOIC/TSSOP packages

**DESCRIPTION:**

The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

The IDT2305 is an 8-pin version of the IDT2309. IDT2305 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates, up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2305 enters power down. In this mode, the device will draw less than 25 $\mu$ A, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power.

The IDT2305 is characterized for both Industrial and Commercial operation.


**FUNCTIONAL BLOCK DIAGRAM**


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES**

**MAY 2010**

## PIN CONFIGURATION



SOIC/TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Max.	Unit
V <sub>DD</sub>	Supply Voltage Range	-0.5 to +4.6	V
V <sub>I</sub> <sup>(2)</sup>	Input Voltage Range (REF)	-0.5 to +5.5	V
V <sub>I</sub>	Input Voltage Range (except REF)	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>IK</sub> (V <sub>I</sub> < 0)	Input Clamp Current	-50	mA
I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DD</sub> )	Continuous Output Current	±50	mA
V <sub>DD</sub> or GND	Continuous Current	±100	mA
T <sub>A</sub> = 55°C (in still air) <sup>(3)</sup>	Maximum Power Dissipation	0.7	W
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
Operating Temperature Range	Commercial Temperature Range	0 to +70	°C
Operating Temperature Range	Industrial Temperature Range	-40 to +85	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- Critical Path Delay Designs

## PIN DESCRIPTION

Pin Name	Pin Number	Type	Functional Description
REF <sup>(1)</sup>	1	IN	Input reference clock, 5 Volt tolerant input
CLK2 <sup>(2)</sup>	2	Out	Output clock
CLK1 <sup>(2)</sup>	3	Out	Output clock
GND	4	Ground	Ground
CLK3 <sup>(2)</sup>	5	Out	Output clock
V <sub>DD</sub>	6	PWR	3.3V Supply
CLK4 <sup>(2)</sup>	7	Out	Output clock
CLKOUT <sup>(2)</sup>	8	Out	Output clock, internal feedback on this pin

### NOTES:

- Weak pull down.
- Weak pull down on all outputs.

## OPERATING CONDITIONS - COMMERCIAL

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	70	°C
C <sub>L</sub>	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	—	10	
C <sub>IN</sub>	Input Capacitance	—	7	pF

## DC ELECTRICAL CHARACTERISTICS - COMMERCIAL

Symbol	Parameter	Conditions		Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage Level			—	0.8	V
V <sub>IH</sub>	Input HIGH Voltage Level			2	—	V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V		—	50	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>		—	100	μA
		Standard Drive	I <sub>OL</sub> = 8mA	—	0.4	V
V <sub>OL</sub>	Output LOW Voltage	High Drive	I <sub>OL</sub> = 12mA (-1H)			
		Standard Drive	I <sub>OH</sub> = -8mA	2.4	—	V
	Output HIGH Voltage	High Drive	I <sub>OH</sub> = -12mA (-1H)		—	
I <sub>DD_PD</sub>	Power Down Current	REF = 0MHz		—	12	μA
I <sub>DD</sub>	Supply Current	Unloaded Outputs at 66.66MHz		—	32	mA

SWITCHING CHARACTERISTICS (2305-1) - COMMERCIAL<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t <sub>1</sub>	Output Frequency	10pF Load	10	—	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = t <sub>2</sub> ÷ t <sub>1</sub>	Measured at 1.4V, F <sub>OUT</sub> = 66.66MHz	40	50	60	%
t <sub>3</sub>	Rise Time	Measured between 0.8V and 2V	—	—	2.5	ns
t <sub>4</sub>	Fall Time	Measured between 0.8V and 2V	—	—	2.5	ns
t <sub>5</sub>	Output to Output Skew	All outputs equally loaded	—	—	250	ps
t <sub>6</sub>	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at V <sub>DD</sub> /2	—	0	±350	ps
t <sub>7</sub>	Device-to-Device Skew	Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices	—	0	700	ps
t <sub>8</sub>	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	—	—	200	ps
t <sub>LOCK</sub>	PLL Lock Time	Stable power supply, valid clock presented on REF pin	—	—	1	ms

## NOTES:

1. REF Input has a threshold voltage of V<sub>DD</sub>/2.
2. All parameters specified with loaded outputs.

## SWITCHING CHARACTERISTICS (2305-1H) - COMMERCIAL<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$t_{\text{f}}$	Output Frequency	10pF Load	10	—	133	MHz	
		30pF Load	10	—	100		
Duty Cycle = $t_2 \div t_1$		Measured at 1.4V, $F_{\text{OUT}} = 66.66\text{MHz}$	40	50	60	%	
Duty Cycle = $t_2 \div t_1$		Measured at 1.4V, $F_{\text{OUT}} < 50\text{MHz}$	45	50	55	%	
$t_{\text{r}}$	Rise Time	Measured between 0.8V and 2V	—	—	1.5	ns	
$t_{\text{f}}$	Fall Time	Measured between 0.8V and 2V	—	—	1.5	ns	
$t_{\text{s}}$	Output to Output Skew	All outputs equally loaded	—	—	250	ps	
$t_{\text{d}}$	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	—	0	$\pm 350$	ps	
$t_{\text{t}}$	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	—	0	700	ps	
$t_{\text{s}}$	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	—	—	V/ns	
$t_{\text{j}}$	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	—	—	200	ps	
$t_{\text{LOCK}}$	PLL Lock Time	Stable power supply, valid clock presented on REF pin	—	—	1	ms	

NOTES:

- REF Input has a threshold voltage of VDD/2.
- All parameters specified with loaded outputs.

## OPERATING CONDITIONS - INDUSTRIAL

Symbol	Parameter	Min.	Max.	Unit
VDD	Supply Voltage	3	3.6	V
TA	Operating Temperature (Ambient Temperature)	-40	+85	°C
CL	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	—	10	
CIN	Input Capacitance	—	7	pF

## DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL

Symbol	Parameter	Conditions		Min.	Max.	Unit
VIL	Input LOW Voltage Level			—	0.8	V
VIH	Input HIGH Voltage Level			2	—	V
IIL	Input LOW Current	VIN = 0V		—	50	μA
IIH	Input HIGH Current	VIN = VDD		—	100	μA
VOL	Output LOW Voltage	Standard Drive	$I_{OL} = 8\text{mA}$	—	0.4	V
		High Drive	$I_{OL} = 12\text{mA} (-1\text{H})$		—	
VOH	Output HIGH Voltage	Standard Drive	$I_{OH} = -8\text{mA}$	2.4	—	V
		High Drive	$I_{OH} = -12\text{mA} (-1\text{H})$		—	
IDD_PD	Power Down Current	REF = 0MHz		—	25	μA
IDD	Supply Current	Unloaded Outputs at 66.66MHz		—	35	mA

SWITCHING CHARACTERISTICS (2305-1) - INDUSTRIAL<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_1$	Output Frequency	10pF Load	10	—	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, F <sub>OUT</sub> = 66.66MHz	40	50	60	%
$t_3$	Rise Time	Measured between 0.8V and 2V	—	—	2.5	ns
$t_4$	Fall Time	Measured between 0.8V and 2V	—	—	2.5	ns
$t_5$	Output to Output Skew	All outputs equally loaded	—	—	250	ps
$t_6$	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at V <sub>DD</sub> /2	—	0	±350	ps
$t_7$	Device-to-Device Skew	Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices	—	0	700	ps
$t_8$	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	—	—	200	ps
$t_{LOCK}$	PLL Lock Time	Stable power supply, valid clock presented on REF pin	—	—	1	ms

NOTES:

1. REF Input has a threshold voltage of V<sub>DD</sub>/2.
2. All parameters specified with loaded outputs.

SWITCHING CHARACTERISTICS (2305-1H) - INDUSTRIAL<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_1$	Output Frequency	10pF Load	10	—	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, F <sub>OUT</sub> = 66.66MHz	40	50	60	%
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, F <sub>OUT</sub> < 50MHz	45	50	55	%
$t_3$	Rise Time	Measured between 0.8V and 2V	—	—	1.5	ns
$t_4$	Fall Time	Measured between 0.8V and 2V	—	—	1.5	ns
$t_5$	Output to Output Skew	All outputs equally loaded	—	—	250	ps
$t_6$	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at V <sub>DD</sub> /2	—	0	±350	ps
$t_7$	Device-to-Device Skew	Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices	—	0	700	ps
$t_8$	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	—	—	V/ns
$t_8$	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	—	—	200	ps
$t_{LOCK}$	PLL Lock Time	Stable power supply, valid clock presented on REF pin	—	—	1	ms

NOTES:


1. REF Input has a threshold voltage of V<sub>DD</sub>/2.
2. All parameters specified with loaded outputs.

## ZERO DELAY AND SKEW CONTROL

All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay. The Output Load Difference diagram illustrates the PLL's relative loading with respect to the other outputs that can adjust the Input-Output (I/O) Delay.






For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. If I/O Delay adjustments are needed, use the Output Load Difference diagram to calculate loading differences between the CLKOUT pin and other outputs. For zero output-to-output skew, all outputs must be loaded equally.

REF TO CLKA/CLKB RELAY vs. OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS





OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS (pF)


## SWITCHING WAVEFORMS



## TEST CIRCUITS




## TYPICAL DUTY CYCLE<sup>(1)</sup> AND IDD TRENDS<sup>(2)</sup> FOR IDT2305-1



### NOTES:

1. Duty Cycle is taken from typical chip measured at 1.4V.
2. IDD data is calculated from  $IDD = I_{CORE} + nCV_f$ , where  $I_{CORE}$  is the unloaded current. ( $n$  = Number of outputs;  $C$  = Capacitance load per output (F);  $V$  = Supply Voltage (V);  $f$  = Frequency (Hz))


## TYPICAL DUTY CYCLE<sup>(1)</sup> AND IDD TRENDS<sup>(2)</sup> FOR IDT2305-1H



NOTES:

1. Duty Cycle is taken from typical chip measured at 1.4V.
2. IDD data is calculated from  $IDD = ICORE + nCVf$ , where  $ICORE$  is the unloaded current. ( $n$  = Number of outputs;  $C$  = Capacitance load per output (F);  $V$  = Supply Voltage (V);  $f$  = Frequency (Hz))

## PACKAGE OUTLINE AND PACKAGE DIMENSIONS - SOIC



150 mil (Narrow Body) SOIC

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches <sup>(1)</sup> COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	1.35	1.75	.0532	.0688
A1	0.10	0.25	.0040	.0098
B	0.33	0.51	.0130	.0200
C	0.19	0.25	.0075	.0098
D	SEE VARIATIONS		SEE VARIATIONS	
E	3.80	4.00	.1497	.1574
e	1.27 BASIC		0.050 BASIC	
H	5.80	6.20	.2284	.2440
h	0.25	0.50	.010	.020
L	0.40	1.27	.016	.050
N	SEE VARIATIONS		SEE VARIATIONS	
	0°	8°	0°	8°

NOTE:

1. For reference only. Controlling dimensions are in mm.


### VARIATIONS

N	D (mm)		D (inch) <sup>(1)</sup>	
	MIN	MAX	MIN	MAX
8	4.80	5.00	.1890	.1968
14	8.55	8.75	.3367	.3444
16	9.80	10.00	.3859	.3937



NOTE:

1. For reference only. Controlling dimensions are in mm.


## PACKAGE OUTLINE AND PACKAGE DIMENSIONS - TSSOP



Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	--	1.20	--	0.047
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.032	0.041
b	0.19	0.30	0.007	0.012
C	0.09	0.20	0.0035	0.008
D	2.90	3.10	0.114	0.122
E	6.40 BASIC		0.252 BASIC	
E1	4.30	4.50	0.169	0.177
e	0.65 Basic		0.0256 Basic	
L	0.45	0.75	0.018	0.030
$\alpha$	$0^\circ$	$8^\circ$	$0^\circ$	$8^\circ$
aaa	-	0.10	-	0.004



## ORDERING INFORMATION



Ordering Code	Package Type	Operating Range
2305-1DCG8 (tape and reel)	8-Pin SOIC	Commercial
2305-1DCG	8-Pin SOIC	Commercial
2305-1DCGI8 (tape and reel)	8-Pin SOIC	Industrial
2305-1DCGI	8-Pin SOIC	Industrial
2305-1HDCG	8-Pin SOIC	Commercial
2305-1HDCG8 (tape and reel)	8-Pin SOIC	Commercial
2305-1HDCGI	8-Pin SOIC	Industrial
2305-1HDCGI8 (tape and reel)	8-Pin SOIC	Industrial
2305-1PGGI	8-Pin TSSOP	Industrial
2305-1PGG	8-Pin TSSOP	Commercial

(G=Lead-free, RoHS compliant)



CORPORATE HEADQUARTERS  
6024 Silver Creek Valley Road  
San Jose, CA 95138

for SALES:  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

for Tech Support:  
[clockhelp@idt.com](mailto:clockhelp@idt.com)