

# Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, Gen3, and QPI

9DBL411B

#### **General Description:**

The ICS9DBL411B is a 4 output lower power differential buffer. Each output has its own OE# pin. It has a maximum operating frequency of 150 MHz.

#### **Recommended Application:**

PCI-Express Gen 1/2/3 or QPI fanout buffer

#### **Output Features:**

- 4 low power differential output pairs
- · Individual OE# control of each output pair

### **Key Specifications:**

- Output cycle-cycle jitter < 15ps additive
- Output to output skew: < 50ps

#### Features/Benefits:


- Low power differential outputs for PCI-Express and QPI clocks
- · Power down mode when all OE# are high
- · Available in I-temp
- 20-pin MLF or TSSOP packaging

#### **Power Groups**

Pin Numb	per (TSSOP)	Description	
VDD	GND		
9,18	10,17	VDD_IO for DIF(3:0)	
4	5	3.3V Analog VDD & GND	

Pin Nun	nber (MLF)	Description	
VDD	GND	- Description	
6,15	7,14	VDD_IO for DIF(3:0)	
1	2	3.3V Analog VDD & GND	


### **Functional Block Diagram**



IDT® Four Output Low Power Differential Buffer for PCI Express Gen1, Gen2, Gen3, and QPI

1645E-06/28/12

### **Pin Configurations**




OE0#	1	20	DIF0T_LPR
DIF_INC	2	19	DIF0C_LPR
DIF_INT	3	<b>m</b> 18	VDD_IO
VDDA	4	<b>7</b> 17	GND
GNDA	5		OE1#
OE3#	6	ਰ 1	DIF1T_LPR
DIF3C_LPR			DIF1C_LPR
DIF3T_LPR	8		0E2#
VDD_IO	9	12	DIF2T_LPR
GND	10	1	DIF2C_LPR

20-pin MLF

20-pin TSSOP

#### **Terminations**



Zo-17=Rs (ohms), where Zo is the single-ended intrinsic impedance of the board transmission line. Single-ended intrinsic impedance is  $\frac{1}{2}$  that of the differential impedance.

Single Ended	Rs		
Impedance	5%	Rs	
(Zo)	tolerance	2% tolerance	Notes
50	33	33.2	In general, 5% resistors
45	27	27.4	may be used. All values are
42.5	24 or 27	24.9	in ohms.

IDT® Four Output Low Power Differential Buffer for PCI Express for Gen1, Gen2, Gen3, and QPI

# **TSSOP Pin Description**

PIN # (TSSOP)	PIN NAME	PIN TYPE	DESCRIPTION
1	OE0#	IN	Output Enable for DIF0 output. Control is as follows:
•	OL0#	IIN	0 = enabled, 1 = Low-Low
2	DIF_INC	IN	Complement side of differential input clock
3	DIF_INT	IN	True side of differential input clock
4	VDDA	PWR	3.3V Power for the Analog Core
5	GNDA	GND	Ground for the Analog Core
6	OE3#	IN	Output Enable for DIF3 output. Control is as follows:
В	UE3#	IIN	0 = enabled, 1 = Low-Low
7	DIF3C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
8	DIF3T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
9	VDD_IO	PWR	Power supply for low power differential outputs, nominal 1.05V to 3.3V
10	GND	GND	Ground pin
11	D,IF2C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
12	DIF2T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
10	050#	IN	Output Enable for DIF2 output. Control is as follows:
13	13 OE2#		0 = enabled, 1 = Low-Low
14	DIF1C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
15	DIF1T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
10	OE1#	INI	Output Enable for DIF1 output. Control is as follows:
16	OE1#	IN	0 = enabled, 1 = Low-Low
17	GND	GND	Ground pin
18	VDD_IO	PWR	Power supply for low power differential outputs, nominal 1.05V to 3.3V
19	DIF0C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
20	DIF0T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

# **MLF Pin Description**

PIN # (MLF)	PIN NAME	PIN TYPE	DESCRIPTION
1	VDDA	PWR	3.3V Power for the Analog Core
2	GNDA	GND	Ground for the Analog Core
3	OE3#	IN	Output Enable for DIF3 output. Control is as follows:  0 = enabled, 1 = Low-Low
4	DIF3C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
5	DIF3T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
6	VDD_IO	PWR	Power supply for low power differential outputs, nominal 1.05V to 3.3V
7	GND	GND	Ground pin
8	DIF2C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
9	DIF2T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
10	OE2#	IN	Output Enable for DIF2 output. Control is as follows:  0 = enabled, 1 = Low-Low
11	DIF1C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
12	DIF1T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
13	OE1#	IN	Output Enable for DIF1 output. Control is as follows:  0 = enabled, 1 = Low-Low
14	GND	GND	Ground pin
15	VDD_IO	PWR	Power supply for low power differential outputs, nominal 1.05V to 3.3V
16	DIF0C_LPR	OUT	Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
17	DIF0T_LPR	OUT	True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)
18	OE0#	IN	Output Enable for DIF0 output. Control is as follows:  0 = enabled, 1 = Low-Low
19	DIF_INC	IN	Complement side of differential input clock
20	DIF_INT	IN	True side of differential input clock

#### **Absolute Maximum Ratings**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Maximum Supply Voltage	VDDA	Core Supply Voltage		4.6	V	1,7
Maximum Supply Voltage	VDD_IO	Low-Voltage Differential I/O	0.99	3.8	V	1,7
Maximum Input Voltage	$V_{IH}$	3.3V LVCMOS Inputs		4.6	V	1,7,8
Minimum Input Voltage	$V_{IL}$	Any Input	Vss - 0.5		V	1,7
Ambient Operating Temp	TambCOM	Commercial Range	0	70	$^{\circ}$	1
Ambient Operating Temp	TambIND	Industrial Range	-40	85	S	1
Storage Temperature	Ts	-	-65	150	ွိ	1,7
Input ESD protection	ESD prot	Human Body Model	2000		V	1,7

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Supply Voltage	VDDA	Supply Voltage	3.000	3.600	V	1
		Low-Voltage Differential I/O				
Supply Voltage	VDDxxx_IO	Supply	0.99	3.600	V	1
				$V_{DD}$ +		
Input High Voltage	V <sub>IHSE</sub>	Single-ended inputs	2	0.3	V	1
Input Low Voltage	$V_{ILSE}$	Single-ended inputs	V <sub>SS</sub> - 0.3	0.8	V	1
Differential Input High		Differential inputs				
Voltage	V <sub>IHDIF</sub>	(single-ended measurement)	600	1.15	V	1
Differential Input Low		Differential inputs				
Voltage	$V_{ILDIF}$	(single-ended measurement)	V <sub>SS</sub> - 0.3	300	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4	8	V/ns	2
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5	5	uA	1
	I <sub>DD 3.3V</sub>	VDDA supply current		20	mA	1
	_	VDD_IO supply @ fOP =				
Operating Supply Current	I <sub>DD_IO_133M</sub>	133MHz		20	mA	1
		VDDA supply current, Input				
	I <sub>DD_SB_3.3V</sub>	stopped, OE# pins all high		750	uA	1
Power Down Current		VDD_IO supply, Input				
(All OE# pins High)	I <sub>DD_SBIO</sub>	stopped, OE# pins all high		150	uA	1
Input Frequency	Fi	$V_{DD} = 3.3 \text{ V}$	15	150	MHz	2
Pin Inductance	$L_{pin}$			7	nΗ	1
	C <sub>IN</sub>	Logic Inputs	1.5	5	pF	1
Input Capacitance	C <sub>OUT</sub>	Output pin capacitance		6	pF	1
		Number of classics to cooking				
OF# laterace		Number of clocks to enable				
OE# latency (at least one OE# is low)	_	or disable output from assertion/deassertion of OE#	4	3	periods	4
(at least one OE# is low)	T <sub>OE#LAT</sub>	Delay from assertion of first	1	<u>ა</u>	perious	1
		OE# to first clock out				
Clock stabilization time		(assumes input clock running				
(from all OE# high to first		and device in power down				
OE# low).	Т	state))		150	ns	1
OE II IOW).	T <sub>STAB</sub>	Output enable after		100	1.10	'
Tdrive_OE#	T <sub>DROE#</sub>	OE# de-assertion		10	ns	1
Tfall OE#	T <sub>FALL</sub>			5	ns	1
Trise OE#	T <sub>RISE</sub>	Fall/rise time of OE# inputs		5	ns	1
	•	or PCI Evoress for Gen1 Gen2 Gen	2 and ODI			1

IDT® Four Output Low Power Differential Buffer for PCI Express for Gen1, Gen2, Gen3, and QPI

#### **AC Electrical Characteristics - DIF Low Power Differential Outputs**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Rising Edge Slew Rate	t <sub>SLR</sub>	Differential Measurement	1.5	4	V/ns	1,2
Falling Edge Slew Rate	$t_{FLR}$	Differential Measurement	1.5	4	V/ns	1,2
Slew Rate Variation	t <sub>SLVAR</sub>	Single-ended Measurement		20	%	1
Maximum Output Voltage	$V_{HIGH}$	Includes overshoot		1150	mV	1
Minimum Output Voltage	$V_{LOW}$	Includes undershoot	-300		mV	1
Differential Voltage Swing	$V_{SWING}$	Differential Measurement	1200		mV	1
Crossing Point Voltage	$V_{XABS}$	Single-ended Measurement	300	550	mV	1,3,4
Crossing Point Variation	$V_{XABSVAR}$	Single-ended Measurement		140	mV	1,3,5
Duty Cycle Distortion	D <sub>CYCDIS0</sub>	Differential Measurement, fIN<=133.33MHz		3	%	1,6
Additive Cycle to Cycle Jitter	DIFJ <sub>C2CADD</sub>	Differential Measurement,  Additive		15	ps	1
DIF[3:0] Skew	DIF <sub>SKEW</sub>	Differential Measurement		50	ps	1
Propagation Delay	t <sub>PD</sub>	Input to output Delay	2.5	3.5	ns	1
Additive Phase Jitter - PCIe Gen1	t <sub>phase_add</sub> PCIG1	1.5MHz < 22MHz		6	ps Pk- Pk	1,9
Additive Phase Jitter - PCIe Gen2 High Band	t <sub>phase_add</sub> PCIG2HI	High Band is 1.5MHz to Nyquist (50MHz)		0.16	ps rms	1,9
Additive Phase Jitter PCIe Gen2 Low Band	t <sub>phase_add</sub> PCIG2LO	Low Band is 10KHz to 1.5MHz		0.07	ps rms	1,9
Additive Phase Jitter PCIe Gen3	t <sub>phase_add</sub> PCIG2LO	2M-4M, 2M-5M filter		0.2	ps rms	1,9
Additive Phase Jitter QPI133 (6.4GBs, 12 UI)	t <sub>phase_add</sub> QPI6G4	11MHz to 33MHz		0.04	ps rms	1,9

Notes on Electrical Characteristics (all measurements use 9LRS3187B as clock source and  $R_S$ =33ohms/ $C_L$ =2pF test load):

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through Vswing centered around differential zero

<sup>&</sup>lt;sup>3</sup> Vxabs is defined as the voltage where CLK = CLK#

<sup>&</sup>lt;sup>4</sup> Only applies to the differential rising edge (CLK rising and CLK# falling)

<sup>&</sup>lt;sup>5</sup> Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#.


<sup>&</sup>lt;sup>6</sup> This figure refers to the maximum distortion of the input wave form.


<sup>&</sup>lt;sup>7</sup> Operation under these conditions is neither implied, nor guaranteed.

<sup>&</sup>lt;sup>8</sup> Maximum input voltage is not to exceed maximum VDD

<sup>&</sup>lt;sup>9</sup> The 9DBL411B has no PLL, so the part itself contributes very little jitter to the input clock. But this also means that the 9DBL411 cannot 'de-jitter' a noisy input clock. Values calculated per PCI SIG and per Intel Clock Jitter tool version 1.5

### 20-pin TSSOP Marking Diagrams






### 20-pin MLF Marking Diagrams





### 20-pin TSSOP Package Drawing and Dimensions



20-Lead, 4.40 mm. Body, 0.65 mm. Pitch TSSOP

	(17	'3 mil)	(25.6 mil)	
	In Millimeters		In In	ches
SYMBOL	COMMON D	IMENSIONS	COMMON D	IMENSIONS
	MIN	MAX	MIN	MAX
Α		1.20		.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.19	0.30	.007	.012
С	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VAF	RIATIONS
E	6.40 BASIC		0.252	BASIC
E1	4.30	4.50	.169	.177
е	0.65 BASIC		0.0256 BASIC	
L	0.45	0.75	.018	.030
N	SEE VAF	RIATIONS	SEE VARIATIONS	
а	0°	8°	0°	8°
aaa		0.10		.004


#### **VARIATIONS**

N	D n	D mm.		nch)
IN	MIN MAX		MIN	MAX
20	6.40	6.60	.252	.260

Reference Doc.: JEDEC Publication 95, MO-153

10-0035

### 20-pin MLF Package Drawing and Dimensions



THERMALLY ENHANCED, VERY THIN, FINE PITCH QUAD FLAT / NO LEAD PLASTIC PACKAGE

DIMENSIONS
------------

SYMBOL	MIN.	MAX.		
Α	0.8	1.0		
A1	0	0.05		
A3	0.20 Re	eference		
b	0.18	0.3		
е	0.50 BASIC			

**DIMENSIONS** 

SYMBOL	ICS 20L TOLERANCE	
N	20	
$N_D$	5	
N <sub>E</sub>	5	
D x E BASIC	4.00 x 4.00	
D2 MIN. / MAX.	2.00 / 2.25	
E2 MIN. / MAX.	2.00 / 2.25	
L MIN. / MAX.	0.45 / 0.65	

## **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DBL411BKLF	Trays	20-pin MLF	0 to +70℃
9DBL411BKLFT	Tape and Reel	20-pin MLF	0 to +70℃
9DBL411BGLF	Tubes	20-pin TSSOP	0 to +70℃
9DBL411BGLFT	Tape and Reel	20-pin TSSOP	0 to +70℃
9DBL411BKILF	Trays	20-pin MLF	-40 to +85℃
9DBL411BKILFT	Tape and Reel	20-pin MLF	-40 to +85℃
9DBL411BGILF	Tubes	20-pin TSSOP	-40 to +85℃
9DBL411BGILFT	Tape and Reel	20-pin TSSOP	-40 to +85℃

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

<sup>&</sup>quot;B" is the device revision designator (will not correlate to the datasheet revision).

#### **Revision History**

Rev.	Issue Date	Description	Page #
0.1 1/8/2010		Initial Release. Compared with A rev the following have changed:	
	1. Added I-temp version		
	1/0/2010	2. Updated electrical tables for I-temp	
		3. Revised Phase Jitter specs and added QPI.	
Α	1/8/2010	Released to final.	
В	4/23/2010	Changed Input Frequency from 33 min to 15 MHz min	5
С	10/18/2010	Updated Supply Voltage min/max ratings.	5
D	3/22/2012	Updated phase jitter table for PCIe Gen3.	
Е	6/28/2012	Typo in "Differential Input Low Voltage" units; changed "V" to "mV"	

This product is protected by United States Patent NO. 7, 342, 420 and other patents.

### Innovate with IDT and accelerate your future networks. Contact:



#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

408-284-6578 pcclockhelp@idt.com



#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### **Asia Pacific and Japan**

IDT Singapore Pte. Ltd. 1 Kallang Sector #07-01/06 KolamAyer Industrial Park Singapore 349276 Phone: 65-6-744-3356

Fax: 65-6-744-1764

#### **Europe**

IDT Europe Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England Phone: 44-1372-3633

Phone: 44-1372-363339 Fax: 44-1372-378851

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.

Printed in USA