


### GENERAL DESCRIPTION

The ICS8624I is a high performance, 1-to-5 Differential-to-HSTL zero delay buffer. The ICS8624I has two selectable clock input pairs. The CLK0, nCLK0 and CLK1, nCLK1 pair can accept most standard differential input levels. The VCO operates at a frequency range of 250MHz to 630MHz. Utilizing one of the outputs as feedback to the PLL, output frequencies up to 630MHz can be regenerated with zero delay with respect to the input. Dual reference clock inputs support reduntant clock or multiple reference applications..


### **F**EATURES

- · Fully integrated PLL
- · Five differential HSTL compatible outputs
- Selectable differential CLKx, nCLKx input pairs
- CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL
- Output frequency range: 31.25MHz to 630MHz
- Input frequency range: 31.25MHz to 630MHz
- VCO range: 250MHz to 630MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter: 35ps (maximum)
- Output skew: 50ps (maximum)
- Static phase offset: 30ps ±125ps
- 3.3V core, 1.8V output operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

### BLOCK DIAGRAM



### PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm body package
Y Package
Top View



# Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1	SEL0	Input	Pulldown	Determines the input and output frequency range noted in Table 3. LVCMOS / LVTTL interface levels.
2	SEL1	Input	Pulldown	Determines the input and output frequency range noted in Table 3. LVCMOS / LVTTL interface levels.
3	CLK0	Input	Pulldown	Non-inverting differential clock input.
4	nCLK0	Input	Pullup	Inverting differential clock input.
5	CLK1	Input	Pulldown	Non-inverting differential clock input.
6	nCLK1	Input	Pullup	Inverting differential clock input.
7	CLK_SEL	Input	Pulldown	Clock select input. When LOW, selects CLK0, nCLK0. When HIGH, selects CLK1, nCLK1 inputs. LVCMOS / LVTTL interface levels.
8	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
9, 32	$V_{_{\mathrm{DD}}}$	Power		Core supply pins.
10	nFB_IN	Input	Pullup	Feedback input to phase detector for regenerating clocks with "zero delay".
11	FB_IN	Input	Pulldown	Feedback input to phase detector for regenerating clocks with "zero delay".
12, 13 28, 29	GND	Power		Power supply ground.
14, 15	nQ0, Q0	Output		Differential clock outputs. $50\Omega$ typical output impedance. HSTL interface levels.
16, 17, 24, 25	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
18, 19	nQ1, Q1	Output		Differential clock outputs. $50\Omega$ typical output impedance. HSTL interface levels.
20, 21	nQ2, Q2	Output		Differential clock outputs. $50\Omega$ typical output impedance. HSTL interface levels.
22, 23	nQ3, Q3	Output		Differential clock outputs. $50\Omega$ typical output impedance. HSTL interface levels.
26, 27	nQ4, Q4	Output		Differential clock outputs. $50\Omega$ typical output impedance. HSTL interface levels.
30	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
31	PLL_SEL	Input	Pullup	Selects between the PLL and clock as the input to the dividers. When HIGH, selects PLL. When LOW, selects reference clock. LVCMOS / LVTTL interface levels.

NOTE 1: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

		Outputs PLL_SEL = 1 PLL Enable Mode	
SEL1	SEL0	Reference Frequency Range (MHz)*	Q0:Q4, nQ0:nQ4
0	0	250 - 630	÷ 1
0	1	125 - 315	÷ 1
1	0	62.5 - 157.5	÷ 1
1	1	31.25 - 78.75	÷ 1

<sup>\*</sup>NOTE: VCO frequency range for all configurations above is 250MHz to 700MHz.

TABLE 3B. PLL BYPASS FUNCTION TABLE

Inp	uts	Outputs PLL_SEL = 0 PLL Bypass Mode
SEL1	SEL0	Q0:Q4, nQ0:nQ4
0	0	÷ 4
0	1	÷ 4
1	0	÷ 4
1	1	÷ 8



# Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5V

Outputs, I<sub>O</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{TABLE 4A. Power Supply DC Characteristics,} \ \ V_{DD} = V_{DDA} = 3.3V \pm 5\%, \ V_{DDO} = 1.8V \pm 0.2V, \ TA = -40^{\circ}C \ \text{to } 85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				120	mA
I <sub>DDA</sub>	Analog Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current	No Load		0		mA

 $\textbf{TABLE 4B. LVCMOS / LVTTL DC Characteristics, } V_{DD} = V_{DDA} = 3.3V \pm 5\%, V_{DDO} = 1.8V \pm 0.2V, TA = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	SEL0, SEL1, CLK_SEL, MR	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I IH	J	PLL_SEL	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I <sub>IL</sub>	Input Low Current	SEL0, SEL1, CLK_SEL, MR	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
"		PLL_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ

 $\textbf{TABLE 4C. Differential DC Characteristics,} \ \ V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V} \pm 5\%, \ V_{\text{DDO}} = 1.8 \text{V} \pm 0.2 \text{V}, \ \text{Ta} = -40 ^{\circ} \text{C} \ \text{to} \ 85 ^{\circ} \text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK0, CLK1, FB_IN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
¹ <sub>IH</sub>	Input High Current	nCLK0, nCLK1, nFB_IN	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	CLK0, CLK1, FB_IN		$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I <sub>IL</sub>	Input Low Current	nCLK0, nCLK1, nFB_IN	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			0.5		V <sub>DD</sub> - 0.85	٧

NOTE 1: For single ended applications, the maximum input voltage for CLKx, nCLKx is V<sub>DD</sub> + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{_{\mbox{\scriptsize IH}}}$ .

# **ICS86241**

# Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

Table 4D. HSTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1.0		1.4	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>ox</sub>	Output Crossover Voltage; NOTE 2		40		60	%
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.1	V

NOTE 1: Outputs terminated with  $50\Omega$  to ground.

NOTE 2: Defined with respect to output voltage swing at a given condition.

### Table 5. Input Frequency Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
4	Input Fraguanay	CLK0, nCLK0,	PLL_SEL = 1	31.25		630	MHz
IN	Input Frequency	CLK1, nCLK1	PLL_SEL = 0			630	MHz

### $\textbf{Table 6A. AC Characteristics,} \ \ V_{DD} = V_{DDA} = 3.3V \pm 5\%, \ V_{DDO} = 1.8V \pm 0.2V, \ TA = -40^{\circ}C \ \text{to} \ 85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				630	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 630MHz	3.4	3.9	4.5	ns
t(Ø)	Static Phase Offset; NOTE 2, 5	$PLL\_SEL = 3.3V$	-95	30	155	ps
tsk(o)	Output Skew; NOTE 3, 5				50	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 5, 6				35	ps
tjit(Ø)	Phase Jitter; NOTE 4, 5, 6				±50	ps
t_	PLL Lock Time				1	ms
t <sub>R</sub>	Output Rise Time	20% to 80%	300		700	ps
t <sub>F</sub>	Output Fall Time	20% to 80%	300		700	ps
t <sub>PW</sub>	Output Pulse Width		tPeriod/2 - 85	tPeriod/2	tPeriod/2+ 85	ps

All parameters measured at  $\boldsymbol{f}_{\text{MAX}}$  unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal across all conditions, when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at output differential cross points.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Characterized at VCO frequency of 622MHz.


### Table 6B. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 10\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				40	ps


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.




### PARAMETER MEASUREMENT INFORMATION




3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT




#### **OUTPUT SKEW**




#### PHASE JITTER AND STATIC PHASE OFFSET



#### **OUTPUT PULSE WIDTH/PERIOD**




#### DIFFERENTIAL INPUT LEVEL




tjit(cc) = tcycle n –tcycle n+1 1000 Cycles

#### CYCLE-TO-CYCLE JITTER



#### **OUTPUT RISE/FALL TIME**



#### PROPAGATION DELAY



### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8624I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD}, V_{\rm DDA},$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### INPUTS: OUTPUTS:

#### **CLK/nCLK INPUT:**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **HSTL O**UTPUT

All unused HSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### LAYOUT GUIDELINE

The schematic of the ICS8624I layout example is shown in *Figure 3A*. The ICS8624I recommended PCB board layout for this example is shown in *Figure 3B*. This layout example is used as a general guideline. The layout in the actual system

will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 3A. ICS8624I HSTL ZERO DELAY BUFFER SCHEMATIC EXAMPLE



## Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

#### POWER AND GROUNDING

Place the decoupling capacitors C1, C6, C2, C4, and C5, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\tiny DDA}$  pin as possible.

#### **CLOCK TRACES AND TERMINATION**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the

trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential  $50\Omega$  output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.




FIGURE 3B. PCB BOARD LAYOUT FOR ICS8624I

# Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8624I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8624I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* I<sub>DD\_MAX</sub> = 3.465V \* 135mA = 467.8mW
- Power (outputs)<sub>MAX</sub> = 32.8mW/Loaded Output pair
   If all outputs are loaded, the total power is 5 \* 32.8mW = 164mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 467.8mW + 164mW = 631.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd\_total + T_A$ 

Tj = Junction Temperature

 $\theta_{14}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Delta}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.632\text{W} * 42.1^{\circ}\text{C/W} = 111.6^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance  $\theta_{\text{JA}}$  for 32-pin LQFP, Forced Convection

# $\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in Figure 4.




FIGURE 4. HSTL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & Pd\_H = (V_{OH\_MIN}/R_L) * (V_{DDO\_MAX} - V_{OH\_MIN}) \\ & Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DDO\_MAX} - V_{OL\_MAX}) \end{split}$$

$$Pd_{-}H = (1V/50\Omega) * (2V - 1V) = 20mW$$
  
 $Pd_{-}L = (0.4V/50\Omega) * (2V - 0.4V) = 12.8mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32.8mW

# ICS8624I Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

### **RELIABILITY INFORMATION**

### Table 8. $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$

### $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8624I is: 1565



#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 9. PACKAGE DIMENISIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
2)///	ВВА					
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM			
N	32					
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D		9.00 BASIC				
D1		7.00 BASIC				
D2		5.60				
E		9.00 BASIC				
E1		7.00 BASIC				
E2		5.60				
е		0.80 BASIC				
L	0.45	0.60	0.75			
θ	0°		7°			
CCC	nt. IEDEO Dublicatio		0.10			

Reference Document: JEDEC Publication 95, MS-026



# **ICS8624I** Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8624BYI	ICS8624BYI	32 Lead LQFP	tray	-40°C to 85°C
8624BYIT	ICS8624BYI	32 Lead LQFP	1000 tape & reel	-40°C to 85°C
8624BYILF	ICS8624BYILF	32 Lead "Lead-Free" LQFP	tray	-40°C to 85°C
8624BYILFT	ICS8624BYILF	32 Lead "Lead-Free" LQFP	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments



# Low Skew, 1-to-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change			
Α		11 - 12	Revised Figures 3A & 3B.	8/13/02		
	T1	2	Pin Description Table - revised V <sub>DD</sub> description to <i>Core supply pins</i> from <i>Positive supply pins</i> .			
A	ТЗА	3	Control Input Function Table - corrected note to read250MHz to 630MHz from250 to 700MHz.	10/8/02		
	T4A	4	Power Supply Table - revised V <sub>DD</sub> Parameter description to read Core Supply Voltage from Positive Supply Voltage.			
		13	Corrected power dissipation equation. Replaced V <sub>OH_MIN</sub> with V <sub>OH_MAX</sub> .			
	T2	3	Pin Characteristics Table - changed C <sub>IN</sub> 4pF max. to 4pF typical.			
		4	Absolute Maximum Ratings - updated Output rating.			
В	T4D 5 HSTL DC Characteristics Table - changed V <sub>ox</sub> to 40% min 60% max. and added note.			2/19/04		
	T6B	5	Added Table 6B AC Characteristics Table with $V_{DD} = V_{DDA} = 3.3V \pm 10\%$ . Changed LVHSTL to HSTL throughout the data sheet.			
		1	Added lead-free bullet.			
В		8	Added Recommendations for Unused Input and Output Pins.	11/15/05		
	T10	10-11 14	Corrected Power Considerations, Power Dissipation calculation.  Ordering Information Table - added lead-free part number and note.			
	110	14	Updated datasheet's header/footer with IDT from ICS.			
С	T10	14 16	Removed ICS prefix from Part/Order Number column.  Added Contact Page.			

# **ICS8624I** Low Skew, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

# We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

800-345-7015 (inside USA) +408-284-8200 (outside USA)

Fax: 408-284-2775

**Tech Support** netcom@idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.

Printed in USA