



3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

IDT74ALVCF162835A

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SR(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu W$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP and TVSOP packages

DRIVE FEATURES:

- Balanced Output Drivers: $\pm 18mA$
- Low switching noise

APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations


DESCRIPTION:

This 18-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

The ALVCF162835A has series resistors in the device output structure which will reduce switching noise in 128MB and 256MB SDRAM modules. Designed with a drive capability of $\pm 18mA$, the ALVCF162835A is a midway drive between the ALVC162835 ($\pm 12mA$) and ALVC16835 ($\pm 24mA$).

The ALVCF162835A is a faster version of the ALVCF162835 or ALVC162835. It is suitable for PC133 applications and particularly SDRAM Modules clocked at 133 MHz.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

NOVEMBER 2008

PIN CONFIGURATION

NC	1	56	GND
NC	2	55	NC
Y ₁	3	54	A ₁
GND	4	53	GND
Y ₂	5	52	A ₂
Y ₃	6	51	A ₃
VCC	7	50	VCC
Y ₄	8	49	A ₄
Y ₅	9	48	A ₅
Y ₆	10	47	A ₆
GND	11	46	GND
Y ₇	12	45	A ₇
Y ₈	13	44	A ₈
Y ₉	14	43	A ₉
Y ₁₀	15	42	A ₁₀
Y ₁₁	16	41	A ₁₁
Y ₁₂	17	40	A ₁₂
GND	18	39	GND
Y ₁₃	19	38	A ₁₃
Y ₁₄	20	37	A ₁₄
Y ₁₅	21	36	A ₁₅
VCC	22	35	VCC
Y ₁₆	23	34	A ₁₆
Y ₁₇	24	33	A ₁₇
GND	25	32	GND
Y ₁₈	26	31	A ₁₈
OE	27	30	CLK
LE	28	29	GND

TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OE	3-State Output Enable Inputs (Active LOW)
CLK	Register Input Clock
LE	Latch Enable (Transparent HIGH)
A _x	Data Inputs
Y _x	3-State Outputs

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > V _{CC}	±50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	-50	mA
I _{CC}	Continuous Current through each V _{CC} or GND	±100	mA
I _{SS}			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Min.	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4	5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	—	7	9	pF
C _{OUT}	I/O Port Capacitance	V _{IN} = 0V	—	7	9	pF

NOTE:

- As applicable to the device type.

FUNCTION TABLE⁽¹⁾

Inputs				Outputs
OE	LE	CLK	A _x	Y _x
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	H	X	Y ₀ ⁽²⁾
L	L	L	X	Y ₀ ⁽³⁾

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
- Output level before indicated steady-state input conditions were established, provided that CLK is HIGH before LE went LOW.
- Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	±5	µA
I _{IL}	Input LOW Current	VCC = 3.6V	VI = GND	—	—	±5	µA
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = VCC	—	—	±10	µA
			VO = GND	—	—	±10	
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CZZ}	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	µA

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = -0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = -6mA	1.9	—	
			I _{OH} = -8mA	1.7	—	
		VCC = 2.7V	I _{OH} = -6mA	2.2	—	
			I _{OH} = -12mA	2	—	
		VCC = 3V	I _{OH} = -8mA	2.4	—	
			I _{OH} = -18mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 8mA	—	0.55	
		VCC = 2.7V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.6	
		VCC = 3V	I _{OL} = 8mA	—	0.55	
			I _{OL} = 18mA	—	0.8	

NOTE:

1. VIH and VOL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = -40°C to +85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	30	35	pF
CPD	Power Dissipation Capacitance Outputs disabled		12.5	14	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fCLOCK		150	—	150	—	150	—	MHz
tPLH	Propagation Delay Ax to Yx	1	4	—	4.6	1	3.5	ns
tPLH	Propagation Delay LE to Yx	1.3	5.5	—	5.4	1.3	4.6	ns
tPLH	Propagation Delay CLK to Yx	1.4	5.9	—	5.6	1.4	3.5	ns
tPZH	Output Enable Time OE to Yx	1.4	5.9	—	6	1.1	5	ns
tPZL	Output Disable Time OE to Yx	1	4.7	—	4.6	1.3	4.2	ns
tW	Pulse Duration, LE HIGH	3.3	—	3.3	—	3.3	—	ns
tW	Pulse Duration, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
tsu	Set-up Time, data before CLK↑	1.8	—	1.5	—	1	—	ns
tsu	Set-up Time, data before LE↓, CLK HIGH	1.9	—	1.6	—	1.5	—	ns
tsu	Set-up Time, data before LE↓, CLK LOW	1.3	—	1.1	—	1	—	ns
tH	Hold Time, data after CLK↑	0.6	—	0.6	—	0.6	—	ns
tH	Hold Time, data after LE↓, CLK HIGH or LOW	1.4	—	1.7	—	1.4	—	ns
tSK(O)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.


SWITCHING CHARACTERISTICS FROM 0°C TO 65°C, CL = 50pF

Symbol	Parameter	Vcc = 3.3V ± 0.15V		Unit
		Min.	Max.	
tPLH	Propagation Delay CLK to xYx	1.8	3.5	ns

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


 C_L = Load capacitance: includes jig and probe capacitance. R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.


SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open




NOTES:

1. For $t_{SK}(o)$ $OUTPUT1$ and $OUTPUT2$ are any two outputs.
2. For $t_{SK}(b)$ $OUTPUT1$ and $OUTPUT2$ are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION

XX	ALVC	X	XXX	XXX	XX
Temp. Range	Bus-Hold		Family	Device Type	Package
					PA Thin Shrink Small Outline Package
					PAG TSSOP - Green
					PF Thin Very Small Outline Package
					PFG TVSOP - Green
				835A	18-Bit Universal Bus Driver with 3-State Outputs
				F162	Double-Density with Resistors, ±18mA
				Blank	No Bus-hold
				74	–40°C to +85°C



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
logichelp@idt.com