# **P2 Series** P2040 and P2041 low-end and mid-range quad-core processors

#### Overview

The QorlQ P2040 (to 1.2 GHz) and higher performance pin-compatible P2041 (to 1.5 GHz) quad-core processors, built on Power Architecture® technology, bring high-end architectural features pioneered in the P4 platform into the low-end (P2040) and midrange (P2041) quad core space. This helps to enable customers to scale software up and down the QorlQ product line.

The architectural commonalities with other QorlQ products include the e500mc core, hardware hypervisor for robust virtualization support, data path acceleration architecture (DPAA) for offloading packet handling tasks from the core, and the CoreNet switch fabric which eliminates internal bottlenecks.

The architectural similarities are complemented by a DPAA application programming interface (API) such that all devices with DPAA are programmed in the same manner. Additionally, all DPAA devices are supported with common GUI-based configuration tools and use-case applications, which are simple applications that establish the basic infrastructure of programming the DPAA. Developers can build applications on top of these. With these tools, code written for other DPAA-enabled devices can easily be developed and ported to the P2040 processor.

The P2040 and P2041 processors are pin compatible, sharing a 23 x 23 mm package. The P2041 is a superset of the P2040. The unique characteristics of each device are outlined below.

Features		
	P2040	P2041
Frequency Range	667–1200 MHz	1200–1500 MHz
Cache Hierarchy	32 KB I/D + 1 MB CoreNet Platform Cache	32 KB I/D + 128 KB L2/core + 1 MB CoreNet Platform Cache
Ethernet Connectivity	5x Gigabit Ethernet	5x Gigabit Ethernet + XAUI (10 GE)

Additional features supported by both devices include up the three PCI Express® ports, two Serial RapidIO<sup>®</sup> ports, two SATA ports and two USB interfaces.

#### **Key Architectural Features**

- Hardware hypervisor: The e500mc core supports a hardware hypervisor that is designed to enable each core to run its own operating system completely independent of the other core. The hypervisor facilitates resource sharing and partitioning in a multicore environment and provides protection in the event that a core, driven by malicious or improperly programmed code, tries to access memory does not have permission to read or write. It also allows the sharing and partitioning of various I/Os across the cores and helps ensure that incoming memory mapped transactions are written only into appropriate ranges of the memory map.
- DPAA: This is a set of blocks that together offload basic work from the cores, allowing the cores to perform higher value tasks or to achieve application performance targets at lower frequency, cost and power. The DPAA consists of:
  - Frame manager, which implements policing, classification and scheduling over Ethernet ports
  - Queue manager, which performs queuing, congestion control and workload distribution and packet ordering
  - Buffer manager, which assigns packets to right-sized buffers to minimize memory consumption
  - Security block, for implementing crypto algorithms
  - RapidIO message manager, which allows Type9 and Type11 packets to connect directly with DPAA infrastructure
  - Pattern matching engine, to search for text strings in packets for unified threat management
  - The DPAA achieves near-linear scaling as additional cores are applied to a task.
- CoreNet switch fabric: The fabric-based interface provides scalable on-chip, pointto-point connectivity supporting concurrent traffic to and from multiple resources

connected to the fabric, eliminating singlepoint bottlenecks for non-competing resources. This is designed to eliminate bus contention and latency issues associated with scaling shared bus architectures that are common in other multicore approaches.

 Secure Boot: This feature ensures that the P2040 and P2041 processors only run authenticated code. Through a set of fuses that OEMs can program once but can never be read, Secure Boot prevents unauthorized parties from reverse engineering code to steal intellectual property, from loading illegitimate code to change system functionality or from extracting sensitive user information that may be stored in the system.

#### **Target Applications**

The P2040 and P2041 processors are targeted at mixed control plane and data plane applications, where in previous generations, separate devices would implement each function. Typically, one or two cores would implement the control plane, while the remaining cores implement the data plane. The hardware hypervisor facilitates this, with its capability to safely provision flexible core allocations into groups running SMP, one core running alone, separate cores running in parallel or a core running end-user applications.

With over a 2x performance range in a single package, the P2040 and P2041 processors together allow customers to use bill of materials (BOM) stuffing options in a single board to develop a range of products at different performance and price points. For instance, the P2040 processor addresses the fixed router and the P2041 processor the modular router. The P2040 may address the LTE channel card while the P2041 the NIC. Other applications include UTM, aerospace and defense, multi-function printers and factory automation.



# QorIQ P2040/P2041 Communication Processors



Basic Peripherals and Interconnect

Core Complex (CPU, L2 and Frontside CoreNet Platform Cache)

Accelerators and Memory Control Networking Elements

# Features

Four e500mc cores, built on Power Architecture technology

- 4x e500mc cores (P2040: up to 1.2 GHz; P2041: up to 1.5 GHz)
- 32 KB L1-I cache and 32 KB L1-D cache per core
- 128 KB L2 cache per core (P2041 only)

# Memory controller

- DDR3/3L up to 1.2 GHz (P2040) and 1.33 GHz (P2041)
- 32/64-bit data bus w/ECC

# **High-speed interconnects**

- 10 x 5 GHz SerDes lanes
- 3 x PCI Express 2.0 controllers
- 2 x Serial RapidIO 1.3/2.1 controllers
- 2 x SATA 2.0 at 3 Gbps

# **CoreNet Switch Fabric**

- 1 MB CoreNet platform cache with ECC
- Peripheral access management unit (PAMU) controls external device access to memory space

# Ethernet

- 10 GE/XAUI (P2041 only)
- Up to 5x SGMII, 4x 2.5 Gbps SGMII, 2x RGMII
- All with classification, hardware queueing, policing, buffer management, checksum offload, QoS, lossless flow control, IEEE<sup>®</sup> 1588

# Data path acceleration

- SEC 4.2: Public key accelerator, DES, AES, message digest accelerator, random number generator, ARC4, SNOW 3G F8 and F9, CRC, Kasumi
- PME 2.1: Searches for 128 byte text strings in 32 KB patterns in 128 million sessions
- RapidIO messaging: Type 9 and 11

# Additional peripheral interfaces

- SD/MMC
- SPI controller
- Four I<sup>2</sup>C controllers
- 2x USB 2.0 with PHY
- Two dual UARTs
- Enhanced local bus controller (eLBC), 16-bit

Learn More:

#### Device

- 45 nm SOI process technology
- 783-pin FCPBGA package, 23 mm x 23 mm

# Enablement

- Enea®: Real-time operating system support
- Green Hills<sup>®</sup>: Complete portfolio of software and hardware development tools, trace tools and real-time operating systems
- Mentor Graphics<sup>®</sup>: Commercial grade Linux<sup>®</sup> solution
- CodeSourcery: GCC and GDB tool chain
- P2040RDB and P2041RDB reference design boards

For current information about Freescale products and documentation, please visit

freescale.com/QorIQ.



Freescale, the Freescale logo and QorlQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2011 Freescale Semiconductor, Inc. Document Number: QP2040FS

