


DTM63393D

1GB, 240-Pin Unbuffered ECC DDR2 DIMM



Identification

DTM63393D 128Mx72
1GB 1Rx8 PC2-6400E-555-12-F0

Performance range

Clock/ Module Speed/ CL-t_{RCD} -t_{RP}

400MHz/PC2-6400/ 5-5-5

333MHz/PC2-5300/ 5-5-5

266MHz/PC2-4200/ 4-4-4

Features

240-pin JEDEC-compliant DIMM, 133.35mm wide by 30mm high

Operating Voltage: 1.8 V ±0.1

I/O Type: SSTL₁₈

Data Transfer Rate: 6.4 Gigabytes/sec

Data Bursts: 4 or 8 bits, Sequential or Interleaved ordering

Programmable I/O driver strength (OCD)

Programmable On-Die Termination (ODT)

Programmable CAS Latency: 4 or 5

Differential/Redundant Data Strobe signals

SDRAM Addressing (Row/Col/Bank): 14/10/3

Fully RoHS Compliant

Description

DTM63393D is an Unbuffered 128Mx72 memory module, which conforms to JEDEC's PC2-6400 standard. The DIMM has one Rank, comprised of nine 128Mx8 DDR2 Samsung SDRAMs. One 2K-bit EEPROM is used for Serial Presence Detect.

Both output driver strength and input termination impedance are programmable to maintain signal integrity on the I/O signals.

The Data Strobe signals may be used either as differential pairs, or as single-ended strobes with the /DQS signals disabled.

Data Mask inputs are provided to selectively prevent data from being written to an 8-bit byte. Alternatively, these may be used as Redundant Data Strobes for use in systems with a mix of x4 and x8 DRAMs.

Pin Configuration


Front Side				Back Side			
1 VREF	31 DQ19	61 A4	91 VSS	121 VSS	151 VSS	181 VDD	211 DM5
2 VSS	32 VSS	62 VDD	92 /DQS5	122 DQ4	152 DQ28	182 A3	212 NC
3 DQ0	33 DQ24	63 A2	93 DQS5	123 DQ5	153 DQ29	183 A1	213 VSS
4 DQ1	34 DQ25	64 VDD	94 VSS	124 VSS	154 VSS	184 VDD	214 DQ46
5 VSS	35 VSS	65 VSS	95 DQ42	125 DM0	155 DM3	185 CK0	215 DQ47
6 /DQS0	36 /DQS3	66 VSS	96 DQ43	126 NC	156 NC	186 /CK0	216 VSS
7 DQS0	37 DQS3	67 VDD	97 VSS	127 VSS	157 VSS	187 VDD	217 DQ52
8 VSS	38 VSS	68 NC	98 DQ48	128 DQ6	158 DQ30	188 A0	218 DQ53
9 DQ2	39 DQ26	69 VDD	99 DQ49	129 DQ7	159 DQ31	189 VDD	219 VSS
10 DQ3	40 DQ27	70 A10	100 VSS	130 VSS	160 VSS	190 BA1	220 CK2
11 VSS	41 VSS	71 BA0	101 SA2	131 DQ12	161 CB4	191 VDD	221 /CK2
12 DQ8	42 CB0	72 VDD	102 NC	132 DQ13	162 CB5	192 /RAS	222 VSS
13 DQ9	43 CB1	73 /WE	103 VSS	133 VSS	163 VSS	193 /S0	223 DM6
14 VSS	44 VSS	74 /CAS	104 /DQS6	134 DM1	164 DM8	194 VDD	224 NC
15 /DQS1	45 /DQS8	75 VDD	105 DQS6	135 NC	165 NC	195 ODT0	225 VSS
16 DQS1	46 DQS8	76 NC	106 VSS	136 VSS	166 VSS	196 A13	226 DQ54
17 VSS	47 VSS	77 NC	107 DQ50	137 CK1	167 CB6	197 VDD	227 DQ55
18 NC	48 CB2	78 VDD	108 DQ51	138 /CK1	168 CB7	198 VSS	228 VSS
19 NC	49 CB3	79 VSS	109 VSS	139 VSS	169 VSS	199 DQ36	229 DQ60
20 VSS	50 VSS	80 DQ32	110 DQ56	140 DQ14	170 VDD	200 DQ37	230 DQ61
21 DQ10	51 VDD	81 DQ33	111 DQ57	141 DQ15	171 NC	201 VSS	231 VSS
22 DQ11	52 CKE0	82 VSS	112 VSS	142 VSS	172 VDD	202 DM4	232 DM7
23 VSS	53 VDD	83 /DQS4	113 /DQS7	143 DQ20	173 A15 *	203 NC	233 NC
24 DQ16	54 BA2	84 DQS4	114 DQS7	144 DQ21	174 A14 *	204 VSS	234 VSS
25 DQ17	55 NC	85 VSS	115 VSS	145 VSS	175 VDD	205 DQ38	235 DQ62
26 VSS	56 VDD	86 DQ34	116 DQ58	146 DM2	176 A12	206 DQ39	236 DQ63
27 /DQS2	57 A11	87 DQ35	117 DQ59	147 NC	177 A9	207 VSS	237 VSS
28 DQS2	58 A7	88 VSS	118 VSS	148 VSS	178 VDD	208 DQ44	238 VDDSPD
29 VSS	59 VDD	89 DQ40	119 SDA	149 DQ22	179 A8	209 DQ45	239 SA0
30 DQ18	60 A5	90 DQ41	120 SCL	150 DQ23	180 A6	210 VSS	240 SA1

* Connected but not used


Pin Description

Name	Function
CB[7:0]	Data Check Bits
DQ[63:0]	Data Bits
DQS[8:0], /DQS[8:0]	Differential Data Strobes
DM[8:0]	Data Mask
CK[2:0], /CK[2:0]	Differential Clock Inputs
CKE0	Clock Enables
/CAS	Column Address Strobe
/RAS	Row Address Strobe
/S0	Chip Selects
/WE	Write Enable
A[15:0]	Address Inputs
BA[2:0]	Bank Addresses
ODT0	On Die Termination Inputs
SA[2:0]	SPD Address
SCL	SPD Clock Input
SDA	SPD Data Input/Output
VSS	Ground
VDD	Power
VDDSPD	SPD EEPROM Power
VREF	Reference Voltage
NC	No Connection


Front view



Back view










Side view



Notes

Tolerances on all dimensions except where otherwise indicated are $\pm .13$ (.005).

All dimensions are expressed: millimeters [inches]



Absolute Maximum Ratings

(Note: Operation at or above Absolute Maximum Ratings can adversely affect module reliability.)

PARAMETER	Symbol	Minimum	Maximum	Unit
Temperature, non-Operating	$T_{STORAGE}$	-55	100	C
Ambient Temperature, Operating	T_A	0	70	C
DRAM Case Temperature, Operating	T_{CASE}	0	95	C
Voltage on V_{DD} relative to V_{SS}	V_{DD}	-0.5	2.3	V
Voltage on Any Pin relative to V_{SS}	V_{IN}, V_{OUT}	-0.5	2.3	V

Notes:

Temperature above 85C requires doubling the refresh rate i.e. 3.9us instead of 7.8us

Recommended DC Operating Conditions ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Typical	Maximum	Unit	Note
Power Supply Voltage	V_{DD}	1.7	1.8	1.9	V	
I/O Reference Voltage	V_{REF}	0.49 V_{DD}	0.50 V_{DD}	0.51 V_{DD}	V	1
Bus Termination Voltage	V_{TT}	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$	V	

Notes:

- The value of V_{REF} is expected to equal one-half V_{DD} and to track variations in the V_{DD} DC level. Peak-to-peak noise on V_{REF} may not exceed $\pm 1\%$ of its DC value.

DC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	$V_{IH(DC)}$	$V_{REF} + 0.125$	$V_{DD} + 0.300$	V
Logical Low (Logic 0)	$V_{IL(DC)}$	-0.300	$V_{REF} - 0.125$	V

AC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	$V_{IH(AC)}$	$V_{REF} + 0.250$	-	V
Logical Low (Logic 0)	$V_{IL(AC)}$	-	$V_{REF} - 0.250$	V

Differential Input Logic Levels ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
DC Input Signal Voltage	$V_{IN(DC)}$	-0.300	$V_{DD} + 0.300$	V	1
DC Differential Input Voltage	$V_{ID(DC)}$	-0.250	$V_{DD} + 0.600$	V	2
AC Differential Input Voltage	$V_{ID(AC)}$	-0.500	$V_{DD} + 0.600$	V	3
AC Differential Cross-Point Voltage	$V_{IX(AC)}$	$0.50 V_{DD} - 0.175$	$0.50 V_{DD} + 0.175$	V	4

Notes:

- $V_{IN(DC)}$ specifies the allowable DC excursion of each input of a differential pair.
- $V_{ID(DC)}$ specifies the input differential voltage, *i.e.* the absolute value of the difference between the two voltages of a differential pair.
- $V_{ID(AC)}$ specifies the input differential voltage required for switching.
- The typical value of $V_{IX(AC)}$ is expected to be $0.5 V_{DD}$ and is expected to track variations in V_{DD} .

Capacitance ($T_A = 25$ C, $f = 100$ MHz)

PARAMETER	Pin	Symbol	Minimum	Maximum	Unit
Input Capacitance, Clock	CK[2:0], /CK[2:0]	CIN1	3	6	pF
Input Capacitance, Address and Control	BA[2:0], A[13:0], /S0, /RAS, /CAS, /WE, CKE0, ODT0	CIN2	9	36	pF
Input/Output Capacitance	DQ[63:0], CB[7:0], DQS[8:0], /DQS[8:0], DM[8:0]	CIO	3	4	pF

DC Characteristics ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
Input Leakage Current Command and Address	I_{LI}	-80	80	μ A	1
Input Leakage Current S0, CKE0, ODT0	I_{LI}	-40	40	μ A	1
Input Leakage Current CK[2:0], /CK[2:0]	I_{LI}	-30	30	μ A	1
Input Leakage Current DM	I_{LI}	-10	10	μ A	1
Output Leakage Current DQS, DQ	I_{OZ}	-10	10	μ A	2
Output Minimum Source DC Current	I_{OH}	-13.4	-	mA	3
Output Minimum Sink DC Current	I_{OL}	+13.4	-	mA	4

Notes:

- These values are guaranteed by design and are tested on a sample basis only
- DQx and ODT are disabled and $0 V \leq V_{OUT} \leq V_{DD}$.
- $V_{DD} = 1.7$ V, $V_{OUT} = 1420$ mV. $(V_{OUT} - V_{DD})/I_{OH}$ must be less than 21 Ohms for values of V_{OUT} between V_{DD} and $(V_{DD} - 280$ mV).
- $V_{DD} = 1.7$ V, $V_{OUT} = 280$ mV. V_{OUT}/I_{OL} must be less than 21 Ohms for values of V_{OUT} between 0 V and 280 mV.

I_{DD} Specifications and Conditions (T_A = 0 to 70 C, Voltage referenced to V_{SS} = 0 V)

PARAMETER	Symbol	Test Condition	Max Value	Unit
Operating One Bank Active-Precharge Current	I _{DD0}	CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching.	333	mA
Operating One Bank Active-Read-Precharge Current	I _{DD1}	I _{OUT} = 0 mA; BL = 4, CL = 5 ns, AL = 0; CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are switching.	405	mA
Precharge Power-Down Current	I _{DD2P}	All banks idle; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating.	90	mA
Precharge Quiet Standby Current	I _{DD2Q}	All banks idle; CKE is HIGH, /CS is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating.	180	mA
Precharge Standby Current	I _{DD2N}	All banks idle; CKE is HIGH, /CS is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching.	225	mA
Active Power-Down Current	I _{DD3P}	All banks open; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating. Fast Power-down exit (Mode Register bit 12 = 0)	180	mA
Active Power-Down Current	I _{DD3P}	All banks open; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating. Slow Power-down exit (Mode Register bit 12 = 1)	153	mA
Active Standby Current	I _{DD3N}	All banks open; t _{RAS} = 70 ms; CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching.	270	mA
Operating Burst Write Current	I _{DD4W}	All banks open, Continuous burst writes; BL = 4, CL = 5 t _{CK} , AL = 0; t _{RAS} = 70 ms, CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching.	540	mA
Operating Burst Read Current	I _{DD4R}	All banks open, Continuous burst reads, I _{OUT} = 0 mA; BL = 4, CL = 5 t _{CK} , AL = 0, t _{RAS} = 70 ms; CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching.	810	mA
Burst Refresh Current	I _{DD5}	Refresh command at every 75 ns; CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching.	810	mA
Self Refresh Current	I _{DD6}	CK and /CK at 0 V; CKE ≤ 0.2 V; Other control and address bus inputs are floating; Data bus inputs are floating.	90	mA
Operating Bank Interleave Read Current	I _{DD7}	All bank interleaving reads, I _{OUT} = 0 mA; BL = 4, CL = 5 t _{CK} ; AL = t _{RCD} (IDD) - 1 × t _{CK} (IDD); t _{RRD} = 7.5 ns; CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching.	1215	mA

Note: For all I_{DD}X measurements, t_{CK} = 2.5 ns, t_{RC} = 57.25 ns, t_{RCD} = 12.5 ns, t_{RAS} = 45 ns, and t_{RP} = 12.5 ns unless otherwise specified. All currents are based on DRAM absolute maximum values.

AC Operating Conditions

PARAMETER	Symbol	Min	Max	Unit
DQ Output Access Time from Clock	t_{AC}	-400	+400	ps
CAS-to-CAS Command Delay	t_{CCD}	2	-	t_{CK}
Clock High Level Width	t_{CH}	0.45	0.55	t_{CK}
Clock Cycle Time	t_{CK}	2.5		ps
Clock Low Level Width	t_{CL}	0.45	0.55	t_{CK}
Data Input Hold Time after DQS Strobe	t_{DH}	125	-	ps
DQ Input Pulse Width	t_{DIPW}	0.35	-	t_{CK}
DQS Output Access Time from Clock	t_{DQSCK}	-350	+350	ps
Write DQS High Level Width	t_{DQSH}	0.35	-	t_{CK}
Write DQS Low Level Width	t_{DQSL}	0.35	-	t_{CK}
DQS-Out Edge to Data-Out Edge Skew	t_{DQSQ}	-	200	ps
Data Input Setup Time Before DQS Strobe	t_{DS}	50	-	ps
DQS Falling Edge from Clock, Hold Time	t_{DSH}	0.2	-	t_{CK}
DQS Falling Edge to Clock, Setup Time	t_{DSS}	0.2	-	t_{CK}
Clock Half Period	t_{HP}	minimum of t_{CH} or t_{CL}	-	ns
Address and Command Hold Time after Clock	t_{IH}	250	-	ps
Address and Command Setup Time before Clock	t_{IS}	175	-	ps
Load Mode Command Cycle Time	t_{MRD}	2	-	t_{CK}
DQ-to-DQS Hold	t_{QH}	$t_{HP} - t_{QHS}$	-	-
Data Hold Skew Factor	t_{QHS}	-	300	ps
Active-to-Precharge Time	t_{RAS}	45	70K	ns
Active-to-Active / Auto Refresh Time	t_{RC}	57.25	-	ns
RAS-to-CAS Delay	t_{RCD}	12.5	-	ns
Average Periodic Refresh Interval	t_{REFI}	-	7.8	μ s
Auto Refresh Row Cycle Time	t_{RFC}	105	-	ns
Row Precharge Time	t_{RP}	12.5	-	ns
Read DQS Preamble Time	t_{RPRE}	0.9	1.1	t_{CK}
Read DQS Postamble Time	t_{RPST}	0.4	0.6	t_{CK}
Row Active to Row Active Delay	t_{RRD}	7.5	-	ns
Internal Read to Precharge Command Delay	t_{RTP}	7.5	-	ns
Write DQS Preamble Setup Time	t_{WPRES}	0.35	-	ps
Write DQS Postamble Time	t_{WPST}	0.4	0.6	t_{CK}
Write Recovery Time	t_{WR}	15	-	ns
Internal Write to Read Command Delay	t_{WTR}	7.5	-	ns
Exit Self Refresh to Non-Read Command	t_{XSNR}	$t_{RFC}(\text{min}) + 10$	-	ns
Exit Self Refresh to Read Command	t_{XSRD}	200	-	t_{CK}



DTM63393D

1GB, 240-Pin Unbuffered ECC DDR2 DIMM



DATARAM CORPORATION, USA Corporate Headquarters, P.O. Box 7528, Princeton, NJ 08543-7528;
Voice: 609-799-0071, Fax: 609-799-6734; www.dataram.com

All rights reserved.

The information contained in this document has been carefully checked and is believed to be reliable. However, Dataram assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Dataram.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Dataram.