## **ADNS-7010**

# **Gaming Laser Mouse Sensor**



## **Data Sheet**





## **Description**

The Avago Technologies ADNS-7010 sensor along with the ADNS-6120 or ADNS-6130-001 lens, ADNS-6230-001 clip and ADNV-6340 laser diode form a complete and compact laser mouse tracking system. It is the laser illuminated gaming mouse system enabled for high performance navigation. Driven by Avago's LaserStream Technology, it can operate on many surfaces that prove difficult for traditional LED-based optical navigation. It's high performance architecture is capable of sensing high-speed mouse motion - with resolution up to 1600 counts per inch, velocities up to max of 35 inches per second and acceleration up to 8g. This sensor is powered for the high sensitive user.

There is no moving part in the complete assembly for ADNS-7010 laser mouse system, thus it is high reliability and less maintenance for the end user. In additional, precision optical alignment is not required, facilitating high volume assembly.

#### Theory of Operation

The ADNS-7010 is based on LaserStream technology, which measures changes in position by optically acquiring sequential images (frames) and mathematically determining the direction and magnitude of movement.

ADNS-7010 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port. The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values.

An external microcontroller reads the  $\Delta x$  and  $\Delta y$  information from the sensor serial port. The microcontroller then translates the data into PS2 or USB signals before sending them to the host PC or game console.

#### **Features**

- High speed motion detection up to max of 35ips and 8g
- LaserStream architecture for greatly improved optical navigation technology
- Programmable frame rate over 6700 frames per second
- SmartSpeed self-adjusting frame rate for optimum performance
- Serial port burst mode for fast data transfer
- 400/800/1200/1600cpi selectable resolution
- Single 3.3 volts power supply
- Four-wire serial port along with Power Down and Reset pins
- Laser fault detect circuitry on-chip

#### **Applications**

- Laser mice for game consoles and computer games
- Laser mice for desktop PC's, Workstations, and portable PC's
- Laser trackballs
- Integrated input devices

## **Pinout**

Pin	Name	Description
1	NCS	Chip select (active low input)
2	MISO	Serial data output (Master In/Slave Out)
3	SCLK	Serial clock input
4	MOSI	Serial data input (Master Out/Slave In)
5	NC	No Connection
6	RESET	Reset input
7	NPD	Power down (active low input)
8	OSC_OUT	Oscillator output
9	GUARD	Oscillator GND for PCB guard (optional)
10	OSC_IN	Oscillator input
11	REFC	Reference capacitor
12	REFB	Reference capacitor
13	R <sub>BIN</sub>	Binning Resistor to set XY_LASER current
14	XY_LASER	LASER current output
15	NC	No Connection
16	$V_{DD3}$	Supply voltage
17	GND	Ground
18	$V_{DD3}$	Supply voltage
19	GND	Ground
20	LASER_ NEN	Laser enable (active low)





Figure 1. Package outline drawing (top view)




### Notes:


- 1. Dimensions in millimeters (inches).
- 2. Dimensional tolerance: ±0.1 mm.
- 3. Coplanarity of leads: 0.1 mm.
- 4. Lead pitch tolerance: ± 0.15 mm.
- 5. Cummulative pitch tolerance: ± 0.15 mm.
- 6. Angular tolerance: ± 3.0°.
- 7. Maximum flash + 0.2 mm.
- 8. Chamfer (25 $^{\circ}$  x 2) on the taper side of the lead.

Figure 2. Package outline drawing

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## **Overview of Laser Mouse Sensor Assembly**








Figure 3. Assembly drawing of ADNS-7010 (top, front and cross-sectional view)

#### 2D Assembly Drawing of ADNS-7010, PCBs and Base Plate




Figure 4. Exploded view drawing

Shown with ADNS-6120 Laser Mouse Lens, ADNS-6230-001 VCSEL Assembly Clip and ADNV-6340 VCSEL. The components interlock as they are mounted onto defined features on the base plate.

The ADNS-7010 laser mouse sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.


The ADNV-6340 VCSEL provides a laser diode with a single longitudinal and a single transverse mode. It is particularly suited as lower power consumption and highly coherent replacement of LEDs. It also provides wider operation range while still remaining within single-mode, reliable operating conditions.

The ADNS-6120 or ADNS-6130-001 Laser Mouse Lens is designed for use with ADNS-7010 sensor and the illumination subsystem provided by the assembly clip and the VCSEL. Together with the VCSEL, the ADNS-6120 or

ADNS-6130-001 lens provides the directed illumination and optical imaging necessary for proper operation of the Laser Mouse Sensor. ADNS-6120 and ADNS-6130-001 are precision molded optical component and should be handled with care to avoid scratching of the optical surfaces. ADNS-6120 also has a large round flange to provide a long creepage path for any ESD events that occur at the opening of the base plate.

The ADNS-6230-001 VCSEL Assembly Clip is designed to provide mechanical coupling of the ADNV-6340 VCSEL to the ADNS-6120 or ADNS-6130-001lens. This coupling is essential to achieve the proper illumination alignment required for the sensor to operate on a wide variety of surfaces.

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.



Dimensions in millimeters / inches

Figure 5. Recommended PCB mechanical cutouts and spacing

## **Assembly Recommendation**

- Insert the sensor and all other electrical components into the application PCB (main PCB board and VCSEL PCB board).
- 2. Wave Solder the entire assembly in a no-wash solder process utilizing a solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to -PCB distance, as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 3. Place the lens onto the base plate.
- 4. Remove the protective kapton tape from the optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture.

- 5. Insert the PCB assembly over the lens onto the base plate. The sensor aperture ring should self-align to the lens. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 6. Remove the protective kapton tape from the VCSEL.
- 7. Insert the VCSEL assembly into the lens.
- 8. Slide the clip in place until it latches. This locks the VCSEL and lens together.
- Install the mouse top case. There must be a feature in the top case (or other area) to press down onto the sensor to ensure the sensor and lens are interlocked to the correct vertical height.

## **Design considerations for improving ESD Performance**

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago supplied IGES file for ADNS-6120 round lens.

Typical Distance	Millimeters
Creepage	12.0
Clearance	2.1




Figure 6. Cross section of PCB assembly

The lens flange can be sealed (i.e. glued) to the base plate. Note that the lens material is polycarbonate and therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should NOT be used.




Figure 7. Schematic Diagram for 3-Button Scroll Wheel USB PS/2 Mouse

#### **Laser Bin Table**

Bin Number	R <sub>bin</sub> Resistor Value (kohm)
2A	18.7
3A	12.7

#### Notes

- Caps for pins 11, 12, 16 and 18 MUST have trace lengths LESS than 5 mm on each side.
- Pins 16 and 18 caps MUST use pin 17 GND.
- Pin 9, if used, should not be connected to PCB GND to reduce potential RF emissions.
- The 0.1 µF caps must be ceramic.
- Caps should have less than 5 nH of self inductance.
- Caps should have less than 0.2  $\Omega$  ESR.
- NC pins should not be connected to any traces.
- Surface mount parts are recommended.
- Care must be taken when interfacing a 5V microcontroller to the ADNS-7010. Serial port inputs on the sensor should be connected to open-drain outputs from the microcontroller or use an active drive level shifter. NPD and RESET should be connected to 5V microcontroller outputs through a resistor divider or other level shifting technique.
- V<sub>DD3</sub> and GND should have low impedance connections to the power supply.
- Because the R<sub>BIN</sub> pin sets the XY\_LASER current, the following PC board layout practices should be followed to reduce the chance of uncontrolled laser drive current caused from a leakage path between R<sub>BIN</sub> and ground. One hypothetical source of such a leakage path is PC board contamination due to a liquid, such as a soft drink, being deposited on the printed circuit board.
- The R<sub>BIN</sub> resistor should be located close to the sensor pin 13. The traces between the resistor and the sensor should be short.
- The pin 13 solder pad and all exposed conductors connected to pin 13 should be surrounded by a guard trace connected to V<sub>DD3</sub> and devoid of solder mask.
- The pin 13 solder pad, the traces connected to pin 13, and the R<sub>BIN</sub> resistor should be covered with a conformal coating.
- The R<sub>BIN</sub> resistor should be a thru-hole style to increase the distance between its terminals. This does not apply if a conformal coating is used.

#### **External PROM**

The ADNS-7010 must operate from externally loaded programming. This architecture enables immediate adoption of new features and improved performance algorithms. The external program is supplied by Avago as a file, which may be burned into a programmable device. The example application shown in this document uses an EEPROM to store and load the external program memory. A micro-controller with sufficient memory may be used instead. On power-up and reset, the ADNS-7010 program is downloaded into volatile memory using the burst-mode procedure described in the Synchronous Serial Port section. The program size is 1986 x 8 bits.




Figure 8. Block diagram of ADNS-7010 optical mouse sensor

#### **LASER Drive Mode**

The LASER has 2 modes of operation: DC and Shutter. In DC mode, the LASER is on at all times the chip is powered except when in the power down mode via the NPD pin. In shutter mode the LASER is on only during the portion of the frame that light is required. The LASER mode is set by the LASER\_MODE bit in the Configuration\_bits register. For optimum product lifetime, Avago recommends the default Shutter mode setting (except for calibration and test).

### **Eye Safety**

The ADNS-7010 and the associated components in the schematic of Figure 7 are intended to comply with Class 1 Eye Safety Requirements of IEC 60825-1. Avago Technologies suggests that manufacturers perform testing to verify eye safety on each mouse. It is also recommended to review possible single fault mechanisms beyond those described below in the section "Single Fault Detection".

Under normal conditions, the ADNS-7010 generates the drive current for the laser diode (ADNV-6340). In order to stay below the Class 1 power requirements, resistor Rbin must be set at least as high as the value in the bin table of Figure 7, based on the bin number of the laser diode and LP\_CFG0 and LP\_CFG1 must be programmed to appropriate values. Avago recommends using the exact R<sub>bin</sub> value specified in the bin table to ensure sufficient laser power for navigation. The system comprised of the ADNS-7010 and ADNV-6340 is designed to maintain the output beam power within Class 1 requirements over component manufacturing tolerances and the recommended temperature range when adjusted per the procedure below and when implemented as shown in the recommended application circuit of Figure 7. For more information, please refer to Application Note AN5088 on the eye safety calculation.

#### **LASER Power Adjustment Procedure**

- 1. The ambient temperature should be 25°C +/- 5°C.
- 2. Set V<sub>DD3</sub> to its permanent value.
- 3. Ensure that the laser drive is at 100% duty cycle.
- Program the LP\_CFG0 and LP\_CFG1 registers to achieve an output power as close to 506uW as possible without exceeding it.

Good engineering practices should be used to guarantee performance, reliability and safety for the product design. Avago has additional information and detail, such as firmware practices, PCB layout suggestions, and manufacturing procedures and specifications that could be provided.

### **LASER Output Power**

The laser beam output power as measured at the navigation surface plane is specified below. The following conditions apply:

- The system is adjusted according to the above procedure.
- 2. The system is operated within the recommended operating temperature range.
- 3. The  $V_{DD3}$  value is no greater than 50mV above its value at the time of adjustment.
- 4. No allowance for optical power meter accuracy is assumed.

#### Disabling the LASER

LASER\_NEN is connected to the base of a PNP transistor which when ON connects  $V_{DD3}$  to the LASER. In normal operation, LASER\_NEN is low. In the case of a fault condition (ground at XY\_LASER or  $R_{BIN}$ ), LASER\_NEN goes high to turn the transistor off and disconnect  $V_{DD3}$  from the LASER.

## **Single Fault Detection**

ADNS-7010 is able to detect a short circuit, or fault, condition at the R<sub>BIN</sub> and XY\_LASER pins, which could lead to excessive laser power output. A low resistance path to ground on either of these pins will trigger the fault detection circuit, which will turn off the laser drive current source and set the LASER\_NEN output high. When used in combination with external components as shown in the block diagram below, the system will prevent excess laser power for a single short to ground at R<sub>BIN</sub> or XY\_LASER by shutting off the laser. Refer to the PC board layout notes for recommendations to reduce the chance of high resistance paths to ground existing due to PC board contamination.

In addition to the continuous fault detection described above, an additional test is executed automatically whenever the LP\_CFG0 register is written to. This test will check for a short to ground on the XY\_LASER pin, a short to  $V_{DD3}$  on the XY\_LASER pin, and will test the fault detection circuit on the XY\_LASER pin.

Parameter	Symbol	Symbol Minimum		Units	Notes
Laser output power	LOP		716	μW	Per conditions above




Figure 9. Single Fault Detection and Eye-safety Feature Block Diagram

## **Regulatory Requirements**

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago recommendations.
- UL flammability level UL94 V-0.

## **Absolute Maximum Ratings**

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Ts	-40	85	°C	
Operating Temperature	T <sub>A</sub>	-15	55	°C	
Lead Solder Temp			260	°C	For 10 seconds, 1.6mm below seating plane.
Supply Voltage	V <sub>DD3</sub>	-0.5	3.7	V	
ESD			2	kV	All pins, human body model MIL 883 Method 3015
Input Voltage	V <sub>IN</sub>	-0.5	V <sub>DD3</sub> +0.5	V	NPD, NCS, MOSI, SCLK, RESET, OSC_IN, OSC_OUT, REFC, R <sub>BIN</sub>
Output current	l <sub>OUT</sub>		7	mA	MISO, LASER_NEN
Input Current	I <sub>IN</sub>		15	mA	XY_LASER current with RBIN 12.7KΩ LP-CFG0 = 0x00; LP_CFG1 = 0xFF

# **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Operating Temperature	T <sub>A</sub>	0		40	°C	
Power supply voltage	$V_{DD3}$	3.10	3.30	3.60	Volts	
Power supply rise time	$V_{RT}$	1			μs	0 to 3.0V
Supply noise (Sinusoidal)	$V_{NB}$			30 80	mV p-p	10kHz- 300KHZ 300KHz-50MHz
Oscillator Frequency	f <sub>CLK</sub>	23	24	25	MHz	Set by ceramic resonator
Serial Port Clock Frequency	f <sub>SCLK</sub>			2 500	MHz kHz	Active drive, 50% duty cycle Open drain drive with pull-ups on, 50 pF load
Resonator Impedance	X <sub>RES</sub>			55	Ω	
Distance from lens reference plane to surface	Z	2.18	2.40	2.62	mm	Results in +/- 0.22 mm minimum DOF, see Figure 10
Speed	S		20	35	in/sec	Max limit is based on these surfaces: White Paper, Photo Paper, White Formica, Black Formice, Spruce/White Pine
Acceleration	A			8	G	
Frame Rate	FR	500		6700	Frames/ second	See Frame_Period register section
Resistor value for LASER Drive Current set	R <sub>bin</sub>	See Laser Bin Table in Fig		Figure 7	kΩ	ADNV-6340 VCSEL
Voltage at XY_LASER	V <sub>XY_LASER</sub>	0.7		$V_{DD3}$	V	




Figure 10. Distance from lens reference plane to surface

## **AC Electrical Specifications**

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C,  $V_{DD3}$ =3.3V, fclk=24MHz.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
VDD to RESET	top			250	μs	From VDD = 3.0V to RESET sampled
Data delay after RESET	t <sub>PU-RESET</sub>			180	ms	From RESET falling edge to valid motion data at 923 fps and shutter bound 20k.
Input delay after reset	t <sub>IN-RST</sub>			550	μs	From RESET falling edge to inputs active (NPD, MOSI, NCS, SCLK)
Power Down	t <sub>PD</sub>			600	μs	From NPD falling edge to initiate the power down cycle at 500fps ( $t_{PD} = 1$ frame period + 100 $\mu$ s)
Wake from NPD	t <sub>PUPD</sub>		t <sub>COMPUTE</sub>	75	ms	From NPD rising edge to valid motion data at 923 fps and shutter bound 8610. Max assumes surface change while NPD is low
Data delay after NPD	t <sub>COMPUTE</sub>			3.1	ms	From NPD rising edge to all registers contain data from new images at 923fps (See Figure 11).
RESET pulse width	t <sub>PW-RESET</sub>	10			μs	
MISO rise time	t <sub>r-MISO</sub>		40	200	ns	CL = 50pF
MISO fall time	t <sub>f-MISO</sub>		40	200	ns	CL = 50pF
MISO delay after SCLK	t <sub>DLY-MISO</sub>			120	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO hold time	t <sub>hold-MISO</sub>	250			ns	Data held until next falling SCLK edge
MOSI hold time	t <sub>hold-MOSI</sub>	200			ns	Amount of time data is valid after SCLK rising edge
MOSI setup time	t <sub>setup-MOSI</sub>	120			ns	From data valid to SCLK rising edge
SPI time between write commands	tsww	50			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI time between write and read commands	t <sub>SWR</sub>	50			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI time between read and subsequent commands	t <sub>SRW</sub> t <sub>SRR</sub>	250			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for first bit of the second address byte.
SPI read address-data delay	t <sub>SRAD</sub>	50			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. All registers except Motion & Motion_Burst
SPI motion read address-data delay	t <sub>SRAD</sub> -MOT	75			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. Applies to 0x02 Motion, and 0x50 Motion_Burst, registers
NCS to SCLK active	t <sub>NCS-SCLK</sub>	120			ns	From NCS falling edge to first SCLK rising edge
SCLK to NCS inactive	t <sub>SCLK-NCS</sub>	120			ns	From last SCLK falling edge to NCS rising edge, for valid MISO data transfer
NCS to MISO high-Z	t <sub>NCS-MISO</sub>			250	ns	From NCS rising edge to MISO high-Z state
PROM download and frame capture byte-to-byte delay	t <sub>LOAD</sub>	10			μs	(See Figure 24 and 25)
NCS to burst mode exit	t <sub>BEXIT</sub>	4			μs	Time NCS must be held high to exit burst mode
Transient Supply Current	I <sub>DDT</sub>			68	mA	Max supply current during a V <sub>DD3</sub> ramp from 0 to 3.67 V
Input Capacitance	C <sub>IN</sub>		14-22		pF	OSC_IN, OSC_OUT

## **DC Electrical Specifications**

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V<sub>DD3</sub>=3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
DC Supply Current	I <sub>DD_AVG</sub>			52	mA	DC average at 6700 fps. No DC load on XY_LASER, MISO.
Power Down Supply Current	I <sub>DDPD</sub>		5	90	μΑ	NPD=GND; SCLK, MOSI, NCS=GND or $V_{DD3}$ ; RESET= $V_{DD3}$
Input Low Voltage	$V_{IL}$			0.8	V	SCLK, MOSI, NPD, NCS, RESET
Input High Voltage	$V_{IH}$	0.7 * V <sub>DD3</sub>			V	SCLK, MOSI, NPD, NCS, RESET
Input hysteresis	$V_{I\_HYS}$		200		mV	SCLK, MOSI, NPD, NCS, RESET
Input current, pull-up disabled	I <sub>IH_DPU</sub>		0	±10	μΑ	$\label{eq:Vin} \begin{aligned} &\text{Vin} = 0.8\text{*V}_{\text{DD3}}, \text{SCLK, MOSI,} \\ &\text{NCS} \end{aligned}$
Input current, CMOS inputs	I <sub>IH</sub>		0	±10	μΑ	NPD, RESET, Vin=0.8*V <sub>DD3</sub>
Output current, pulled-up inputs	I <sub>OH_PU</sub>	150	300	600	μΑ	Vin = 0.2V, SCLK, MOSI, NCS; See bit 2 in Extended_Config register
XY_LASER Current	I <sub>LAS</sub>		146/R <sub>bin</sub>		A	V <sub>XY_LASER</sub> >= 0.7 V LP_CFG0 = 0x00, LP_CFG1 = 0xFF
XY_LASER Current (fault mode)	I <sub>LAS</sub>			500	μΑ	$R_{bin}$ < 50 Ohms, or $V_{XY\_LASER}$ < 0.2V
Output Low Voltage, MISO, LASER_NEN	V <sub>OL</sub>			0.6	V	lout=2mA, MISO lout= 1mA, LASER_NEN
Output High Voltage, MISO, LASER_NEN	V <sub>OH</sub>	0.8*V <sub>DD3</sub>			V	lout=-2mA, MISO lout=-0.5mA, LASER_NEN
XY_LASER Current (no R <sub>BIN</sub> )	I <sub>LAS_NRB</sub>			1	mA	R <sub>bin</sub> = open




Figure 11. NPD Rising Edge Timing Detail

## **Typical Performance Characteristics**





Figure 12. Mean Resolution vs. Z (at 1600cpi setting)



Relationship of mouse count to distance = m (mouse count) / n (cpi)

Figure 13. Average error vs. Z




Figure 14. Average Supply Current vs. Frame Rate




Figure 15. Wavelength Responsivity

## **Synchronous Serial Port**

The synchronous serial port is used to set and read parameters in the ADNS-7010, and to read out the motion information. The serial port is also used to load PROM data into the ADNS-7010.

The port is a four wire port. The host micro-controller always initiates communication; the ADNS-7010 never initiates data transfers. The serial port cannot be activated while the chip is in power down mode (NPD low) or reset (RESET high). SCLK, MOSI, and NCS may be driven directly by a 3.3V output from a micro-controller, or they may be driven by an open drain configuration by enabling on-chip pull-up current sources. The open drain drive allows the use of a 5V micro-controller without any level shifting components. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port are:

SCLK: Clock input. It is always generated by the master (the micro-controller.)

MOSI: Input data. (Master Out/Slave In)

MISO: Output data. (Master In/Slave Out)

NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be

high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an

error.

## **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions including PROM download. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

## Write Operation

Write operation, defined as data going from the micro-controller to the ADNS-7010, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-7010 reads MOSI on rising edges of SCLK.




Figure 16. Write Operation




Figure 17. MOSI Setup and Hold Time

## **Read Operation**

A read operation, defined as data going from the ADNS-7010 to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-7010 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.




Figure 18. Read Operation





Figure 19. MISO Delay and Hold Time

NOTE: The 250 ns minimum high state of SCLK is also the minimum MISO data hold time of the ADNS-7010. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-7010 will hold the state of data on MISO until the falling edge of SCLK.

## Required timing between Read and Write Commands (tsxx)

There are minimum timing requirements between read and write commands on the serial port.



#### Figure 20. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the 50 microsecond required delay, then the first write command may not complete correctly.




Figure 21. Timing between write and read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the 50 microsecond required delay, the write command may not complete correctly.




Figure 22. Timing between read and either write or subsequent read commands

The falling edge of SCLK for the first address bit of either the read or write command must be at least 250 ns after the last SCLK rising edge of the last data bit of the previous read operation. In addition, during a read operation SCLK should be delayed after the last address data bit to ensure that the ADNS-7010 has time to prepare the requested data.

#### **Burst Mode Operation**

Burst mode is a special serial port operation mode which may be used to reduce the serial transaction time for three predefined operations: motion read and PROM download and frame capture. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

#### **Motion Read**

Reading the Motion\_Burst register activates this mode. The ADNS-7010 will respond with the contents of the Motion, Delta\_X, Delta\_Y, SQUAL, Shutter\_Upper, Shutter\_Lower and Maximum\_Pixel registers in that order. After sending the register address, the micro-controller must wait t<sub>SRAD-MOT</sub> and then begin reading data. All 64 data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at east t<sub>BEXIT</sub> to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.




Figure 23. Motion burst timing.

#### **PROM Download**

This function is used to load the Avago-supplied firmware file contents into the ADNS-7010. The firmware file is an ASCII text file with each 2-character byte on a single line.

The following steps activate this mode:

- 1. Perform hardware reset by toggling the RESET pin
- 2. Write 0x1D to register 0x14 (SROM\_Enable register)
- 3. Wait at least 1 frame period
- 4. Write 0x18 to register 0x14 (SROM\_Enable register)
- 5. Begin burst mode write of data file to register 0x60 (SROM\_Load register)

After the first data byte is complete, the PROM or micro-controller must write subsequent bytes by presenting the data on the MOSI line and driving SCLK at the normal rate. A delay of at least  $t_{LOAD}$  must exist between data bytes as shown. After the download is complete, the micro-controller must raise the NCS line for at least  $t_{BEXIT}$  to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Avago recommends reading the SROM\_ID register to verify that the download was successful. In addition, a self-test may be executed, which performs a CRC on the SROM contents and reports the results in a register. The test is initiated by writing a particular value to the SROM\_Enable register; the result is placed in the Data\_Out register. See those register descriptions for more details.

Avago provides the data file for download; the file size is 1986 data bytes. The chip will ignore any additional bytes written to the SROM\_Load register after the SROM file.




Figure 24. PROM Download Burst Mode


## Frame Capture

This is a fast way to download a full array of pixel values from a single frame. This mode disables navigation and overwrites any downloaded firmware. A hardware reset is required to restore navigation, and the firmware must be reloaded.

To trigger the capture, write to the Frame\_Capture register. The next available complete 1 2/3 frames (1536 values) will be stored to memory. The data are retrieved by reading the Pixel\_Burst register once using the normal read method, after which the remaining bytes are clocked out by driving SCLK at the normal rate. The byte time must be at least  $t_{LOAD}$ . If the Pixel\_Burst register is read before the data is ready, it will return all zeros.

To read a single frame, read a total of 900 bytes. The next 636 bytes will be approximately 2/3 of the next frame. The first pixel of the first frame (1st read) has bit 6 set to 1 as a start-of-frame marker. The first pixel of the second partial frame (901st read) will also have bit 6 set to 1. All other bytes have bit 6 set to zero. The MSB of all bytes is set to 1. If the Pixel\_Burst register is read past the end of the data (1537 reads and on), the data returned will be zeros. Pixel data is in the lower six bits of each byte.

After the download is complete, the micro-controller must raise the NCS line for at least  $t_{BEXIT}$  to terminate burst mode. The read may be aborted at any time by raising NCS. Alternatively, the frame data can also be read one byte at a time from the Frame\_Capture register. See the register description for more information.



#### Notes:

- 1. MSB = 1 for all bytes. Bit 6 = 0 for all bytes except pixel 0 of both frames which has bit 6 = 1 for use as a frame marker.
- 2. Reading beyond pixel 899 will return the first pixel of the second partial frame.
- 3.  $t_{CAPTURE} = 10 \mu s + 3 frame periods$ .
- 4. This figure illustrates reading a single complete frame of 900 pixels. An additional 636 pixels from the next frame are available.

Figure 25. Frame capture burst mode timing

The pixel output order as related to the surface is shown below.




Figure 26. Pixel address map of navigation surface image (Sensor looking at the navigation surface through the ADNS-6120 lens from the top of mouse)

### **Error detection and recovery**

- 1. The ADNS-7010 and the micro-controller might get out of synchronization due to ESD events, power supply droops or micro-controller firmware flaws. In such a case, the micro-controller should pulse NCS high for at least 1µs. The ADNS-7010 will reset the serial port (but not the control registers) and will be prepared for the beginning of a new transmission after the normal transaction delay.
- Invalid addresses: Writing to an invalid address will have no effect. Reading from an invalid address will return all zeros.
- 3. Termination of a transmission by the micro-controller may sometimes be required (for example, due to a USB suspend interrupt during a read operation). To accomplish this, the micro-controller should raise NCS. The ADNS-7010 will not write to any register and will reset the serial port (but not the control registers) and be prepared for the beginning of future transmissions after NCS goes low. The normal delays between reads or writes (t<sub>SWW</sub>, t<sub>SWR</sub>, t<sub>SRAD</sub>, t<sub>SRAD-mot</sub>) are still required after aborted transmissions.

- 4. The micro-controller can verify success of write operations by issuing a read command to the same address and comparing written data to read data.
- 5. The micro-controller can verify the synchronization of the serial port by periodically reading the product ID and inverse product ID registers.
- 6. The microcontroller can read the SROM\_ID register to verify that the sensor is running downloaded PROM code. ESD or similar noise events may cause the sensor to revert to native ROM execution. If this should happen, pulse RESET and reload the SROM code.

## Notes on Power-up and the serial port

#### **Reset Circuit**

The ADNS-7010 does not perform an internal power up self-reset; the reset pin must be raised and lowered to reset the chip. This should be done every time power is applied. During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset when the RESET pin is driven high by a micro-controller.

## State of Signal Pins After VDD is Valid

Pin	Before Reset	During Reset	After Reset
SPI pull- ups	undefined	off	on (default)
NCS	hi-Z control functional	hi-Z control functional	functional
MISO	driven or hi-Z (per NCS)	driven or hi-Z (per NCS)	low or hi-Z (per NCS)
SCLK	undefined	ignored	functional
MOSI	undefined	ignored	functional
XY_LASER	undefined	hi-Z	functional
RESET	functional	high (exter- nally driven)	functional
NPD	undefined	ignored	functional
LASER_ NEN	undefined	high (off)	functional

#### **Power Down Circuit**

The following table lists the pin states during power down.

#### State of Signal Pins During Power Down

Pin	NPD low	After wake from PD
SPI pull-ups	off	pre-PD state
NCS	hi-Z control func- tional	functional
MISO	low or hi-Z (per NCS)	pre-PD state or hi-Z
SCLK	ignored	functional
MOSI	ignored	functional
XY_LASER	high (off)	functional
RESET	functional	functional
NPD	low (driven exter- nally)	functional
REFC	$V_{DD3}$	REFC
OSC_IN	low	OSC_IN
OSC_OUT	high	OSC_OUT
LASER_NEN	high (off)	functional

The chip is put into the power down (PD) mode by lowering the NPD input. When in PD mode, the oscillator is stopped but all register contents are retained. To achieve the lowest current state, all inputs must be held externally within 200mV of a rail, either ground or  $V_{DD3}$ . The chip outputs are driven low or hi-Z during PD to prevent current consumption by an external load.

## Registers

The ADNS-7010 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Read/Write	Default Value
0x00	Product_ID	R	0x1C
0x01	Revision_ID	R	0x20
0x02	Motion	R	0x20
0x03	Delta_X	R	0x00
0x04	Delta_Y	R	0x00
0x05	SQUAL	R	0x00
0x06	Pixel_Sum	R	0x00
0x07	Maximum_Pixel	R	0x00
0x08-0x09	Reserved		
0x0a	Configuration_bits	R/W	0x49
0x0b	Extended_Config	R/W	0x08
0x0c	Data_Out_Lower	R	Any
0x0d	Data_Out_Upper	R	Any
0x0e	Shutter_Lower	R	0x85
0x0f	Shutter_Upper	R	0x00
0x10	Frame_Period_Lower	R	Any
0x11	Frame_Period_Upper	R	Any
0x12	Motion_Clear	W	Any
0x13	Frame_Capture	R/W	0x00
0x14	SROM_Enable	W	0x00
0x15	Reserved		
0x16	Configuration II	R/W	0x34
0x17-0x18	Reserved		
0x19	Frame_Period_Max_Bound Lower	R/W	0x90
0x1a	Frame_Period_Max_Bound_Upper	R/W	0x65
0x1b	Frame_Period_Min_Bound_Lower	R/W	0x7E
0x1c	Frame_Period_Min_Bound_Upper	R/W	0x0E
0x1d	Shutter_Max_Bound_Lower	R/W	0x20
0x1e	Shutter_Max_Bound_Upper	R/W	0x4E
0x1f	SROM_ID	R	Version dependent
0x20-0x2b	Reserved		
0x2c	LP_CFG0	R/W	0x7F
0x2d	LP_CFG1	R/W	0x80
0x2e-0x3c	Reserved		
0x3d	Observation	R/W	0x80
0x3e	Reserved		
0x3f	Inverse Product ID	R	0xE3
0x40	Pixel_Burst	R	0x00
0x50	Motion_Burst	R	0x00
0x60	SROM_Load	W	

Product\_ID Address: 0x00 Access: Read Default Value: 0x1C Bit 5 4 3 2 1 0 Field PID<sub>7</sub>  $PID_6$ PID<sub>5</sub> PID<sub>4</sub> PID<sub>1</sub>  $PID_3$  $PID_2$  $PID_0$ 

Data Type: 8-Bit unsigned integer

Usage: This register contains a unique identification assigned to the ADNS-7010. The value in this

register does not change; it can be used to verify that the serial communications link is func-

tional.

**Revision\_ID** Address: 0x01

Access: Read Default Value: 0x20

 Bit
 7
 6

 Field
 RID<sub>7</sub>
 RID<sub>6</sub>

Data Type: 8-Bit unsigned integer

Usage: This register contains the IC revision. It is subjected to change when new IC versions are

4

RID<sub>4</sub>

5

RID<sub>5</sub>

released.

Note: The downloaded SROM firmware revision is a separate value and is available in the

3

RID<sub>3</sub>

2

RID<sub>2</sub>

1

RID<sub>1</sub>

0

 $RID_0$ 

SROM\_ID register.

#### Motion

Address: 0x02

Access: Read

Default Value: 0x20

**Bit** Field

7	6	5	4	3	2	1	0
MOT	Reserved	LP_Valid	OVF	Reserved	RES1	Fault	RES0

Data Type:

Bit field.

Usage:

Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If so, then the user should read registers 0x03 and 0x04 to get the accumulated motion. It also tells if the motion buffers have overflowed, if fault is detected and the current resolution setting.

Field Name	Description							
MOT	Motion since last report  0 = No motion  1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers							
LP_Valid	his bit is an indicator of complementary value contained in registers 1x2C and 0X2D.  = register 0x2C and 0x2D do not have complementary values  = register 0x2C and 0x2D contain complementary values							
OVF	Motion overflow, $\Delta Y$ and/or $\Delta X$ buffer has overflowed since last report $0 = \text{no overflow}$ $1 = \text{overflow has occurred}$							
Fault	Indicates that the R <sub>BIN</sub> and/or XY_LASER pin is shorted to GND.  0 = no fault detected  1 = fault detected							
RES1, RES0	Resolution in counts per inch. Resolution values are approximate.  Cpi Bit4(RES0) Bit2(RES1) 400 0 0 800 1 0 1200 0 1 1600 1 1							

#### Notes for Motion:

- 1. Reading this register freezes the Delta\_X and Delta\_Y register values. Read this register before reading the Delta\_X and Delta\_Y registers. If Delta\_X and Delta\_Y are not read before the motion register is read a second time, the data in Delta\_X and Delta\_Y will be lost.
- 2. Avago RECOMMENDS that registers 0x02, 0x03 and 0x04 to be read sequentially. See Motion burst mode also.
- 3. Internal buffers can accumulate more than eight bits of motion for X or Y. If one of the internal buffers overflows, then absolute path data is lost and the OVF bit is set. This bit is cleared once some motion has been read from the Delta\_X and Delta\_Y registers, and if the buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta\_X and Delta\_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta\_X or Delta\_Y registers will read either positive or negative full scale. If the motion register has not been read for long time, at 400 cpi it may take up to 16 read cycles to clear the buffers, at 800 cpi, up to 32 cycles and so on. Alternatively, writing to the Motion\_Clear register (register 0x12) will clear all stored motion at once.

 $Delta_X$ 

Address: 0x03

Access: Read

Default Value: 0x00

Bit Field


7	6	5	4	3	2	1	0
X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>

Data Type:

Eight bit 2's complement number.

Usage:

X movement is the counts since last report. Absolute value is determined by resolution. Reading clears the register.



Delta\_Y

Address: 0x04

Access: Read

Default Value: 0x00

Bit Field


7	6	5	4	3	2	1	0
Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>

Data Type:

Eight bit 2's complement number.

Usage:

Y movement is the counts since last report. Absolute value is determined by resolution. Reading clears the register.



**SQUAL** 

Address: 0x05

Access: Read

Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
SQ <sub>7</sub>	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ <sub>4</sub>	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ <sub>1</sub>	SQ <sub>0</sub>

Data Type:

Upper 8 bits of a 10-bit unsigned integer.

Usage:

SQUAL (Surface Quality) is a measure of ¼ of the number of valid\* features visible by the sensor in the current frame. Use the following formula to find the total number of valid features.

Number of features = SQUAL register value x 4

The maximum SQUAL register value is 169. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 800 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero if there is no surface below the sensor. SQUAL remains fairly high throughout the Z-height range which allows illumination of most pixels in the sensor.




Figure 27. SQUAL Values at 1600cpi (White Paper)




Figure 28. Mean SQUAL vs. Z (White Paper)

Pixel\_Sum A

Address: 0x06

Access: Read

Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
AP <sub>7</sub>	AP <sub>6</sub>	AP <sub>5</sub>	AP <sub>4</sub>	AP <sub>3</sub>	AP <sub>2</sub>	AP <sub>1</sub>	AP <sub>0</sub>

Data Type:

High 8 bits of an unsigned 16-bit integer.

Usage:

This register is used to find the average pixel value. It reports the upper byte of a 16-bit counter which sums all 900 pixels in the current frame. It may be described as the full sum divided by 256. To find the average pixel value, use the following formula:

Average Pixel = Register Value x 256 / 900 = Register Value / 3.51

The maximum register value is 221 (63 \* 900/256 truncated to an integer). The minimum is 0.

The pixel sum value can change on every frame.

Maximum\_Pixel

Address: 0x07

Access: Read

Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
0	0	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	$MP_0$

Data Type:

6-bit number.

Usage:

Maximum Pixel value in current frame. Minimum value = 0, maximum value = 63. The

maximum pixel value can vary with every frame.

Reserved

Address: 0x08-0x09

**Configuration\_bits** Address: 0x0a

Access: Read/Write Default Value: 0x49

Bit Field

7	6	5	4	3	2	1	0
0	LASER_MODE	Sys_Test	RES0	1	RES1	Reserved	Reserved

Data Type: Bit field

Usage: Register 0x0a allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description
BIT 7	Must always be zero
LASER_MODE	LASER Shutter Mode 0 = Shutter mode off (LASER always on) 1 = Shutter mode on (LASER only on when illumination is required)
Sys_Test	System Tests 0 = no tests 1 = perform all system tests, output 16 bit CRC via Data_Out_Upper and Data_Out_Lower registers.
	NOTE: The test will fail if SROM is loaded. Perform a hardware reset before executing this test. Reload SROM after the test is completed. The test will fail if a laser fault condition exists. Since part of the system test is a RAM test, the RAM and SROM will be overwritten with the default values when the test is done. If any configuration changes from the default are needed for operation, make the changes AFTER the system test is run. The system test takes 200ms (@24MHz) to complete. Do not access the Synchronous Serial Port during system test.
RES1, RES0	Resolution in counts per inch. Resolution values are approximate.
	Cpi Bit4(RES0) Bit2(RES1) 400 0 0
	800 1 0
	1200 0 1
	1600 1 1
	Also see register 0x02

Extended\_Config

Address: 0x0b

Access: Read/Write Default Value: 0x08

> Bit Field

7	6	5	4	3	2	1	0
Busy	Reserved	Reserved	Reserved	1	Serial_NPU	NAGC	Fixed_FR

Data Type:

Bit field

Usage:

Register 0x0b allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description
Busy	Read-only bit. Indicates if it is safe to write to one or more of the following registers:  Frame_Period_Max_Bound_Upper and Frame_Period_Max_Bound_Lower Frame_Period_Min_Bound_Upper and Frame_Period_Min_Bound_Lower Shutter_Max_Bound_Upper and Shutter_Max_Bound_Lower After writing to the Frame_Period_Maximum_Bound_Upper register, at least two frames must pass before writing again to any of the above registers. This bit may be used in lieu of a timer since the actual frame rate may not be known when running in auto mode.  0 = writing to the registers is allowed 1 = do not write to the registers yet
Bit 3	Must always be one
Serial_NPU	Disable serial port pull-up current sources on SCLK, MOSI and NCS 0 = no, current sources are on 1 = yes, current sources are off
NAGC	Disable AGC. Shutter will be set to the value in the Shutter_Maximum_Bound registers.  0 = no, AGC is active 1 = yes, AGC is disabled
Fixed_FR	Fixed frame rate (disable automatic frame rate control). When this bit is set, the frame rate will be determined by the value in the Frame_Period_Maximum_Bound registers.  0 = automatic frame rate  1 = fixed frame rate

**Data\_Out\_Lower** Address: 0x0c

Access: Read Default Value: Undefined

Bit 5 4 3 2 1 0  $DO_1$ Field DO<sub>7</sub>  $DO_6$  $DO_5$  $DO_4$  $DO_3$  $DO_2$  $DO_0$ 

Data\_Out\_Upper Address: 0x0d

Access: Read Default Value: Undefined

Bit 7 6 5 4 3 2 1 0 Field DO<sub>15</sub> DO<sub>14</sub> DO<sub>13</sub> DO<sub>12</sub> DO<sub>11</sub> DO<sub>10</sub> DO<sub>9</sub> DO<sub>8</sub>

Data Type: 16-bit word.

USAGE: Data in these registers come from the system self test or the SROM CRC test. The data can be

read out in either order.

	Data_Out_Upper	Data_Out_Lower
System test results:	0xA9	0xD5
SROM CRC Test Result:	0xBE	0xEF

**System Test:** This test is initiated via the Configuration\_Bits register. It performs several tests to verify that the hardware is functioning correctly. Perform a hardware reset just prior to running the test. SROM contents and register settings will be lost.

**SROM Content:** Performs a CRC on the SROM contents. The test is initiated by writing a particular value to the SROM\_Enable register.

Shutter_Lower Address: 0x0			e						
Access: Read	b	Default Value	e: 0x85						
	Bit	7	6	5	4	3	2	1	0
	Field	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
Shutter_Up	per	Address: 0x0	f						
Access: Read	d	Default Value	Default Value: 0x00						

Bit Field

7	6	5	4	3	2	1	0
S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	S <sub>9</sub>	S <sub>8</sub>

Data Type: 16-bit unsigned integer.

Usage: Units are clock cycles. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is checked and automatically adjusted to a new value if needed on every frame when operating in default mode. When the shutter adjusts, it changes by  $\pm$  1/16 of the current value. The shutter value can be set manually by setting the AGC mode to Disable using the Extended\_Config register and writing to the Shutter\_Max\_Bound registers. Because the automatic frame rate feature is related to shutter value it may also

Shown below is a graph of 800 sequentially acquired shutter values, while the sensor was moved slowly over white paper.

be appropriate to enable the Fixed Frame Rate mode using the Extended\_Config register.




Figure 29. Shutter Values at 1600cpi (White Paper)




Figure 30. Mean Shutter vs. Z (White Paper)

The maximum value of the shutter is dependent upon the setting in the Shutter\_Max\_Bound\_ Upper and Shutter\_Max\_Bound\_Lower registers.

**Frame\_Period\_Lower** Address: 0x10

Access: Read Default Value: Undefined

Bit 7 6 5 4 3 2 1 0 Field FP<sub>7</sub>  $FP_6$  $FP_5$ FP<sub>4</sub>  $FP_3$  $FP_2$  $FP_1$  $FP_0$ 

**Frame\_Period\_Upper** Address: 0x11

Access: Read Default Value: Undefined

Bit 7 5 4 3 2 1 6 0 FP<sub>14</sub> Field FP<sub>15</sub> FP<sub>13</sub> FP<sub>12</sub> FP<sub>11</sub> FP<sub>10</sub> FP<sub>9</sub> FP8

Data Type: 16-bit unsigned integer.

Usage: Read these registers to determine the current frame period and to calculate the frame rate.

Units are clock cycles. The formula is:

Frame Rate = Clock Frequency / Register value

To read from the registers, read Frame\_Period\_Upper first followed by Frame\_Period Lower. To set the frame rate manually, disable automatic frame rate mode via the Extended\_Config register and write the desired count value to the Frame\_Period\_Max\_Bound registers.

The following table lists some Frame\_Period values for popular frame rates with a 24MHz clock.

Frames/second	Cou	ınts	Frame_Period		
	Decimal	Hex	Upper	Lower	
6700	3,582	0DFE	0D	FE	
5000	4,800	12C0	12	C0	
3000	8,000	1F40	1F	40	
2000	12,000	2EE0	2E	E0	

Motion\_Clear Address: 0x12

Access: Write Default Value: Undefined

Data Type: Any.

Usage: Writing any value to this register will cause the Delta\_X, Delta\_Y, and internal motion registers

to be cleared. Use this as a fast way to reset the motion counters to zero without resetting the

entire chip.

Frame\_Capture

Address: 0x13

Access: Read/Write

Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
FC <sub>7</sub>	FC <sub>6</sub>	FC <sub>5</sub>	FC <sub>4</sub>	FC <sub>3</sub>	FC <sub>2</sub>	FC <sub>1</sub>	FC <sub>0</sub>

Data Type:

Bit field.

Usage:

Writing 0x83 to this register will cause the next available complete 1 2/3 frames of pixel values to be stored to SROM RAM. Writing to this register is required before using the Frame Capture burst mode to read the pixel values (see the Synchronous Serial Port section for more details). Writing to this register will stop navigation and cause any firmware loaded in the SROM to be overwritten. A hardware reset is required to restore navigation, and the firmware must be reloaded using the PROM Download burst method.

This register can also be used to read the frame capture data. The same data available by reading the Pixel\_Burst register using burst mode is available by reading this register in the normal fashion. The data pointer is automatically incremented after each read so all 1536 pixel values (1 and 2/3 frames) may be obtained by reading this register 1536 times in a row. Both methods share the same pointer such that reading pixel values from this register will increment the pointer causing subsequent reads from the Pixel\_Burst register (without initiating a new frame dump) to start at the current pointer location. This register will return all zeros if read before the frame capture data is ready. See the Frame Capture description in the Synchronous Serial Port section for more information.

This register will not retain the last value written. Reads will return zero or frame capture data.

**SROM Enable** 

Address: 0x14

Access: Write

Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
SE <sub>7</sub>	SE <sub>6</sub>	SE <sub>5</sub>	SE <sub>4</sub>	SE <sub>3</sub>	SE <sub>2</sub>	SE <sub>1</sub>	SE <sub>0</sub>

Data Type:

8-bit number.

Usage:

Write to this register to start either PROM download or SROM CRC test.

Write 0x1D to this register, wait at least 1 frame period, and write 0x18 to this register before downloading PROM firmware to the SROM\_Load register. The download will not be successful unless this sequence is followed. See the Synchronous Serial port section for details.

Write 0xA1 to start the SROM CRC test. Wait 7ms plus one frame period, then read result from the Data\_Out\_Lower and Data\_Out\_Upper registers. Navigation is halted and the SPI port should not be used during this test. Avago recommends reading the Motion register to determine the laser fault condition before performing the SROM CRC test. Executing the test under a fault condition will cause all subsequent register reads to return zero until the sensor is reset or the fault is corrected.

Reserved

Address: 0x15

Configuration II

Address: 0x16

Access: Read/Write

Default Value: 0x34

Bit Field

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	1	Force_ disable	Reserved

Data Type

Usage : Write to this register

: Bit field

Field Name Description				
Bit-2	Must be always one			
Force_disable	0 = LASER_NEN functions as normal 1 = LASER_NEN output high. May be useful for product test.			

**Reserved** Address: 0x17-0x18

#### Frame\_Period\_Max\_Bound\_Lower Address: 0x19

Access: Read/Write Default Value: 0x90

Bit	7	6	5	4	3	2	1	0
Field	FBM <sub>7</sub>	FBM <sub>6</sub>	FBM <sub>5</sub>	FBM <sub>4</sub>	FBM <sub>3</sub>	FBM <sub>2</sub>	FBM <sub>1</sub>	FBM <sub>0</sub>

#### Frame Period Max Bound Upper Address: 0x1A

Access: Read/Write Default Value: 0x65

Bit 7 6 4 3 2 5 1 0 Field FBM<sub>15</sub> FBM<sub>14</sub>  $FBM_{13}$  $FBM_{12}$ FBM<sub>11</sub> FBM<sub>10</sub> FBM<sub>9</sub> FBM<sub>8</sub>

Data Type: 16-bit unsigned integer.

Usage: This value sets the maximum frame period (the MINIMUM frame rate) which may be selected by the automatic frame rate control, or sets the actual frame period when operating in manual

mode. Units are clock cycles. The formula is:

Frame Rate = Clock Frequency / Register value

To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper. To set the frame rate manually, disable automatic frame rate

Lower first, followed by Upper. To set the frame rate manually, disable automatic frame rate mode via the Extended\_Config register and write the desired count value to these registers.

Writing to the Frame\_Period\_Max\_Bound\_Upper and Lower registers also activates any new values in the following registers:

• Frame\_Period\_Max\_Bound\_Upper and Lower

• Frame\_Period\_Min\_Bound\_Upper and Lower

• Shutter Max Bound Upper and Lower

Any data written to these registers will be saved but will not take effect until the write to the Frame\_Period\_Max\_Bound\_Upper and Lower is complete. After writing to this register, two complete frame times are required to implement the new settings. Writing to any of the above registers before the implementation is complete may put the chip into an undefined state requiring a reset. The "Busy" bit in the Extended\_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended\_Config register for more details.

The following table lists some Frame\_Period values for popular frame rates (clock rate = 24MHz). In addition, the three bound registers must also follow this rule when set to non-default values:

Frame\_Period\_Max\_Bound ≥ Frame\_Period\_Min\_Bound + Shutter\_Max\_Bound.

Frames/	Cou	ınts	Frame_Period		
second	Decimal	Нех	Upper	Lower	
6700	3,582	0DFE	0D	FE	
5000	4,800	12C0	12	C0	
3000	8,000	1F40	1F	40	
2000	2000 12,000		2E	EO	

### Frame\_Period\_Min\_Bound\_Lower Address: 0x1B

Access: Read/Write Default Value: 0x7E

Bit	7	6	5	4	3	2	1	0
Field	FBm <sub>7</sub>	FBm <sub>6</sub>	FBm <sub>5</sub>	FBm <sub>4</sub>	FBm <sub>3</sub>	FBm <sub>2</sub>	FBm <sub>1</sub>	FBm <sub>0</sub>

Frame\_Period\_Min\_Bound\_Upper Address: 0x1C

Access: Read/Write Default Value: 0x0E

7 6 4 3 2 1 0 5  $FBm_{14}$ FBm<sub>13</sub> FBm<sub>15</sub>  $FBm_{12}$ FBm<sub>11</sub> FBm<sub>10</sub> FBm<sub>9</sub> FBm<sub>8</sub>

Data Type: 16-bit unsigned integer.

Bit

Field

Usage: This value sets the minimum frame period (the MAXIMUM frame rate) which may be selected by the automatic frame rate control. Units are clock cycles. The formula is:

Frame Rate = Clock Rate / Register value

To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper, then execute a write to the Frame\_Period\_Max\_Bound\_Upper and Lower registers. The minimum allowed write value is 0x0DFE; the maximum is 0xFFFF.

Reading this register will return the most recent value that was written to it. However, the value will take effect only after a write to the Frame\_Period\_Max\_Bound\_Upper and Lower registers. After writing to Frame\_Period\_Max\_Bound\_Upper, wait at least two frame times before writing to Frame\_Period\_Min\_Bound\_Upper or Lower again. The "Busy" bit in the Extended\_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended\_Config register for more details.

In addition, the three bound registers must also follow this rule when set to non-default values:

Frame\_Period\_Max\_Bound ≥ Frame\_Period\_Min\_Bound + Shutter\_Max\_Bound.

Shutter_Ma	ax_Bound_	Lower	Addres	Address: 0x1D						
Access: Rea	d/Write		Default	Default Value: 0x20						
Bit	7	6	5	4	3	2	1	0		
Field	SB <sub>7</sub>	SB <sub>6</sub>	SB <sub>5</sub>	SB <sub>4</sub>	SB <sub>3</sub>	SB <sub>2</sub>	SB <sub>1</sub>	SB <sub>0</sub>		
Shutter_Ma		Upper	Addres	s: 0x1E						
Access: Rea	d/Write		Default	Default Value: 0x4E						
Bit	7	6	5	4	3	2	1	0		
Field	SB <sub>15</sub>	SB <sub>14</sub>	SB <sub>13</sub>	SB <sub>12</sub>	SB <sub>11</sub>	SB <sub>10</sub>	SB <sub>9</sub>	SB <sub>8</sub>		

Data Type:

16-bit unsigned integer.

Usage:

This value sets the maximum allowable shutter value when operating in automatic mode. Units are clock cycles. Since the automatic frame rate function is based on shutter value, the value in these registers can limit the range of the frame rate control. To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper, then execute a write to the Frame\_Period\_Max\_Bound\_Upper and Lower registers. To set the shutter manually, disable the AGC via the Extended\_Config register and write the desired value to these registers.

Reading this register will return the most recent value that was written to it. However, the value will take effect only after a write to the Frame\_Period\_Max\_Bound\_Upper and Lower registers. After writing to Frame\_Period\_Max\_Bound\_Upper, wait at least two frame times before writing to Shutter\_Max\_Bound\_Upper or Lower again. The "Busy" bit in the Extended\_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended\_Config register for more details.

In addition, the three bound registers must also follow this rule when set to non-default values:

Frame\_Period\_Max\_Bound ≥ Frame\_Period\_Min\_Bound + Shutter\_Max\_Bound.

SROM\_ID

Address: 0x1F

Access: Read

Default Value: Version dependent

Bit Field

7	6	5	4	3	2	1	0
SR <sub>7</sub>	SR <sub>6</sub>	SR <sub>5</sub>	SR <sub>4</sub>	SR <sub>3</sub>	SR <sub>2</sub>	SR <sub>1</sub>	SR <sub>0</sub>

Data Type:

8-Bit unsigned integer.

Usage:

Contains the revision of the downloaded Shadow ROM firmware. If the firmware has been successfully downloaded and the chip is operating out of SROM, this register will contain the SROM firmware revision; otherwise it will contain 0x00.

Note: The IC hardware revision is available by reading the Revision\_ID register (register 0x01).

LP CFG0

Address: 0x2C

Access: Read/Write

Default Value: 0x7F

Bit Field

7	6	5	4	3	2	1	0
0	LP <sub>6</sub>	LP <sub>5</sub>	LP <sub>4</sub>	LP <sub>3</sub>	LP <sub>2</sub>	LP <sub>1</sub>	LP <sub>0</sub>

Data Type:

8-bit unsigned integer

Usage:

This register is used to set the laser current. It is to be used together with register 0X2D where register 0X2D must contain the complement of register 0X2C in order for the laser current to be programmed. Writing to this register causes a fault test to be performed on the XY\_LASER pin. The test checks for stuck low and stuck high conditions. During the test, LASER\_NEN will be driven high and XY\_LASER will pulse high for 12us and pulse low for 12us (times are typical). Both pins will return to normal operation if no fault is detected.

Field Name	Description
Bit-7	Must be always 0
LP <sub>6</sub> – LP <sub>0</sub>	Controls the 7 bit DAC for adjusting laser current. One step is equivalent to (1/192)*100% = 0.5208% drop of relative laser current. Refer to the table below for example of relative laser current settings.

LP6-LP3	LP2	LP1	LP0	Relative Laser Current
0000	0	0	0	100%
0000	0	0	1	99.48%
0000	0	1	0	98.96%
0000	0	1	1	98.43%
0000	1	0	0	97.92%
:	:	:	:	:
1111	1	0	1	34.90%
1111	1	1	0	34.38%
1111	1	1	1	33.85%

**LP\_CFG1** Address: 0x2D

Access: Read/Write Default Value: 0x80

Bit 7 6 5 4 3 2 1 0 LPC<sub>7</sub> LPC<sub>1</sub> Field LPC<sub>6</sub> LPC<sub>5</sub> LPC<sub>4</sub> LPC<sub>3</sub> LPC<sub>2</sub> LPC<sub>0</sub>

Data Type: 8-bit unsigned integer

Usage: The value in this register must be a complement of register 0x2C for laser current to be as pro-

grammed; otherwise the laser current is set to 33.85%. Registers 0x2C and 0x2D may be written

in any order after power ON reset or SROM download.

**Reserved** Address: 0x2E-0x3C

**Observation** Address: 0x3D

Access: Read/Write Default Value: 0x80

 Bit
 7
 6
 5
 4
 3
 2

 Field
 OB<sub>7</sub>
 Reserved
 OB<sub>5</sub>
 Reserved
 Reserved
 Reserved

Data Type: Bit field

Usage: Each bit is set by some processes or actions at regular intervals, or when the event occurs. The user must clear the register by writing 0x00, wait for at least a frame period delay, and read the

register. The active processes will have set their corresponding bit(s). This register may be used

1

OB<sub>1</sub>

0

 $OB_0$ 

as part of a recovery scheme to detect a problem caused by EFT/B or ESD.

Field Name	Description
OB <sub>7</sub>	0 = Chip is not running SROM code 1 = Chip is running SROM code
OB <sub>5</sub>	0 = NPD pulse was not detected 1 = NPD pulse was detected
OB <sub>1</sub>	Set once per frame
OB <sub>0</sub>	Set once per frame

**Reserved** Address: 0x3E

### Inverse\_Product\_ID Address: 0x3F

Access: Read Default Value: 0xE3

Bit Field

7	6	5	4	3	2	1	0
NPID <sub>7</sub>	NPID <sub>6</sub>	NPID <sub>5</sub>	NPID <sub>4</sub>	NPID <sub>3</sub>	NPID <sub>2</sub>	NPID <sub>1</sub>	NPID <sub>0</sub>

Data Type: Inverse 8-Bit unsigned integer

Usage: This value is the inverse of the Product\_ID, located at the inverse address. It can be used to test

the SPI port.

## Pixel\_Burst Address: 0x40

Access: Read Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>	PB <sub>0</sub>

Data Type: Eight bit unsigned integer

Usage: The Pixel\_Burst register is used for high-speed access to all the pixel values from one and 2/3

complete frame. See the Synchronous Serial Port section for use details.

## Motion Burst Address: 0x50

Access: Read Default Value: 0x00

Bit Field

7	6	5	4	3	2	1	0
MB <sub>7</sub>	MB <sub>6</sub>	MB <sub>5</sub>	MB <sub>4</sub>	MB <sub>3</sub>	MB <sub>2</sub>	$MB_1$	MB <sub>0</sub>

Data Type: Various, depending on data

Usage: The Motion\_Burst register is used for high-speed access to the Motion, Delta\_X, Delta\_Y, SQUAL,

Shutter\_Upper, Shutter\_Lower and Maximum\_Pixel registers. See the Synchronous Serial Port

section for use details.

#### **SROM Load** Address: 0x 60

Access: Write Default Value: N/A

Bit Field

7	6	5	4	3	2	1	0
SL <sub>7</sub>	SL <sub>6</sub>	SL <sub>5</sub>	SL <sub>4</sub>	SL <sub>3</sub>	SL <sub>2</sub>	SL <sub>1</sub>	SL <sub>0</sub>

Data Type: 8-bit unsigned integer

Usage: The SROM\_Load register is used for high-speed programming of the ADNS-7010 from an

external PROM or microcontroller. See the Synchronous Serial Port section for use details.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com** 

