

BMI270

6-axis, smart, low-power Inertial Measurement Unit for high-performance applications



BMI270 - Data sheet

Document revision 1.0

Document release date May 2019

Document number BST-BM1270-DS000-02

Technical reference code 0 273 017 008

Notes Data and descriptions in this document are subject to change without

notice. Product photos and pictures are for illustration purposes only

and may differ from the real product appearance

Basic Description

BMI270

The device is a highly integrated, low power inertial measurement unit (IMU) that combines precise acceleration and angular rate (gyroscopic) measurement with intelligent on-chip motion-triggered interrupt features. BMI270 is an Ultra-low power IMU optimized for wearable applications.

The device integrates:

- 16-bit digital, triaxial accelerometer with ±2g/±4g/±8g/±16g range
- 16-bit digital, triaxial gyroscope with ±125dps/±250dps/±500dps/±1000dps/±2000dps range

Key features

- Compact standard size LGA mold package, 14 pins, footprint 2.5x3.0mm² height 0.83mm
- Primary digital interface with 10 MHz slave SPI (4-wire, 3-wire) and up to 1MHz I²C (Fm+)
- Output data rates (ODR): 25 Hz ... 6.4 kHz (gyroscope) and 0.78 Hz ... 1.6 kHz (accelerometer)
- Programmable low-pass filter (accelerometer | gyroscope): bandwidth ca. 5 | 3 ... 680 | 890 Hz
- Wide power supply range: Analog VDD 1.71V ... 3.6V and independent VDDIO 1.2V...3.6V
- Ultra-low current consumption: typ. 685 μA (in full ODR and aliasing-free operation)
- Performance mode for gyroscope to minimize noise level: typ. < 8 mdps /√Hz.
- Built-in power management unit (PMU) for advanced power management and low power modes
- Rapid startup time: 2 ms for gyroscope (in fast start mode) and 2 ms for accelerometer
- Freely configurable secondary digital interface
 - 400 kHz I²C (Fm) master interface hub for 1 I2C AUX sensor (e.g. ext. magnetometer, pressure)
 - o data synchronized to IMU
 - 10 MHz slave SPI (4-wire, 3-wire) for high speed, calibration free OIS / Dual OIS (SPI) applications
 - o up to 6.4 kHz ODR, control register access and max. 676 µs group delay
- 2 KB on-chip FIFO buffer for accelerometer, gyroscope, timestamps, and AUX sensor data
- Fast offset error compensation for accelerometer and gyroscope
- Fast sensitivity error compensation for gyroscope (CRT, max. sensitivity error < 1%)
- HW synchronization of accelerometer, gyroscope, and AUX sensor (< 1 μs)
- Sensortime stamps for accurate system (host) and sensor (IMU) time synchronization (<40 μs)
- 2 independent programmable I/O pins for interrupt and synchronization events
- · RoHS compliant, halogen and lead free
 - o BMI270 Features
 - Significant motion/Any motion/Motion detect/No motion/Stationary detect/Wrist wear wakeup/Wrist worn step counter and detector/Activity change recognition/Push arm up/down/Wrist jiggle/Flick in /out

Typical Applications

- Wearables
- Hearables
- Smart clothing
- Augmented / virtual reality (AR/VR)

Target Devices

- Fitness trackers, wristbands, smart watches
- Earbuds, ankle bands, neck bands
- Smart clothes
- · Augmented and virtual reality glasses and controllers

Table of contents

1.	Spec	cification	12
2.	Abso	olute maximum ratings	18
3.	Quic	k Start Guide	
		Note about using the device	19
4.	Func	ctional Description and Features	25
	4.1.	System Configurations	25
	4.2.	Block Diagram	26
	4.3.	Supply Voltage and Power Management	27
	4.4.	Power-On-Reset (POR) and Device Initialization	27
	4.5.	Power Modes	28
	4.6.	Sensor Data	30
		Accelerometer Data	30
		Accelerometer Filter Settings	30
		Accelerometer Filter Modes	30
		Accelerometer Data Processing in Normal and Performance Mode	30
		Accelerometer Data Processing in Low Power Mode	31
		Accelerometer Data Ready Interrupt	31
		Gyroscope Data	31
		Gyroscope Filter Settings	31
		Gyroscope Filter Modes	31
		Gyroscope Data Post-Processing	32
		Gyroscope Data Processing in Normal and Performance Mode	32
		Gyroscope Data Processing in Low Power Mode	33
		Gyroscope Data Ready Interrupt	33
		Temperature Sensor	34
		Sensor Time	35

	Configuration Changes	36
4.7.	FIFO	37
	Frames	37
	Conditions and Details	43
	FIFO data synchronization	44
	FIFO synchronization with external interrupts	45
	FIFO Interrupts	45
	FIFO Reset	45
	FIFO in Low Power Mode	45
4.8.	Advanced Features	46
	Global Configuration	46
	Anymotion Detection	49
	Nomotion Detection	51
	Significant Motion Detection	53
	Activity and Activity Change Recognition	54
	Wrist Wear Wakeup	55
	Wrist Wear Navigation Gesture Detector	57
	Step counter / detector (Wrist-worn)	60
4.9.	General Interrupt Pin Configuration	61
	Electrical Interrupt Pin Behavior	61
	Interrupt Pin Mapping	61
4.10	. Auxiliary Sensor Interface	62
	Structure and Concept	62
	Interface Control	62
	Interface Configuration	63
	Setup mode (AUX_IF_CONF.aux_manual_en =0b1)	64
	Data mode (AUX_IF_CONF.aux_manual_en=0)	66
	Delay (Time Offset)	66
4.11	. OIS Interface	67
	OIS Register Map	68
	Register (0x0C0x17) OIS_DATA_011	69
	Register (0x40) OIS_CRTL	69

	4.12. Sensor Self-Test	70
	Accelerometer	70
	Gyroscope	71
	4.13. Offset Compensation	72
	Accelerometer	72
	Gyroscope	72
	4.14. Sensitivity Error Compensation	74
	Accelerometer	74
	Gyroscope	74
	4.15. Non- Volatile Memory	75
	4.16. Error Reporting	76
	4.17. Soft-Reset	76
5.	Register Description	77
	5.1. General Remarks	77
	5.2. Register Map	78
	Register (0x00) CHIP_ID	83
	Register (0x02) ERR_REG	83
	Register (0x03) STATUS	84
	Register (0x04) DATA_0	84
	Register (0x05) DATA_1	84
	Register (0x06) DATA_2	85
	Register (0x07) DATA_3	85
	Register (0x08) DATA_4	85
	Register (0x09) DATA_5	85
	Register (0x0A) DATA_6	86
	Register (0x0B) DATA_7	86
	Register (0x0C) DATA_8	86
	Register (0x0D) DATA_9	86
	Register (0x0E) DATA_10	87
	Register (0x0F) DATA_11	87
	Register (0x10) DATA_12	87

Register (0x11) DATA_13	87
Register (0x12) DATA_14	88
Register (0x13) DATA_15	88
Register (0x14) DATA_16	88
Register (0x15) DATA_17	88
Register (0x16) DATA_18	89
Register (0x17) DATA_19	89
Register (0x18) SENSORTIME_0	89
Register (0x19) SENSORTIME_1	89
Register (0x1A) SENSORTIME_2	90
Register (0x1B) EVENT	90
Register (0x1C) INT_STATUS_0	91
Register (0x1D) INT_STATUS_1	91
Register (0x1E) SC_OUT_0	91
Register (0x1F) SC_OUT_1	92
Register (0x20) WR_GEST_ACT	92
Register (0x21) INTERNAL_STATUS	93
Register (0x22) TEMPERATURE_0	94
Register (0x23) TEMPERATURE_1	94
Register (0x24) FIFO_LENGTH_0	95
Register (0x25) FIFO_LENGTH_1	95
Register (0x26) FIFO_DATA	95
Register (0x2F) FEAT_PAGE	96
Register (0x30) FEATURES[16]	96
Register (0x40) ACC_CONF	113
Register (0x41) ACC_RANGE	114
Register (0x42) GYR_CONF	115
Register (0x43) GYR_RANGE	116
Register (0x44) AUX_CONF	117
Register (0x45) FIFO_DOWNS	118
Register (0x46) FIFO_WTM_0	118
Register (0x47) FIFO_WTM_1	119

Register (0x48) FIFO_CONFIG_0	119
Register (0x49) FIFO_CONFIG_1	120
Register (0x4A) SATURATION	121
Register (0x4B) AUX_DEV_ID	121
Register (0x4C) AUX_IF_CONF	122
Register (0x4D) AUX_RD_ADDR	122
Register (0x4E) AUX_WR_ADDR	123
Register (0x4F) AUX_WR_DATA	123
Register (0x52) ERR_REG_MSK	123
Register (0x53) INT1_IO_CTRL	124
Register (0x54) INT2_IO_CTRL	125
Register (0x55) INT_LATCH	125
Register (0x56) INT1_MAP_FEAT	126
Register (0x57) INT2_MAP_FEAT	126
Register (0x58) INT_MAP_DATA	127
Register (0x59) INIT_CTRL	127
Register (0x5B) INIT_ADDR_0	127
Register (0x5C) INIT_ADDR_1	128
Register (0x5E) INIT_ DATA	128
Register (0x5F) INTERNAL_ERROR	128
Register (0x68) AUX_IF_TRIM	129
Register (0x69) GYR_CRT_CONF	129
Register (0x6A) NVM_CONF	130
Register (0x6B) IF_CONF	130
Register (0x6C) DRV	130
Register (0x6D) ACC_SELF_TEST	131
Register (0x6E) GYR_SELF_TEST_AXES	131
Register (0x70) NV_CONF	132
Register (0x71) OFFSET_0	132
Register (0x72) OFFSET_1	133
Register (0x73) OFFSET_2	133
Register (0x74) OFFSET_3	133

		Register (0x75) OFFSET_4	133
		Register (0x76) OFFSET_5	134
		Register (0x77) OFFSET_6	134
		Register (0x7C) PWR_CONF	135
		Register (0x7D) PWR_CTRL	136
		Register (0x7E) CMD	136
6.	Digita	al Interfaces	137
	6.1.	Interfaces	137
	6.2.	Primary Interface	138
	6.3.	Primary Interface Digital Protocol Selection	139
		Primary Interface SPI	
		Primary Interface I ² C	
	6.6.	Secondary Interface	
		OIS Interface	
		OIO IIICITUO III.	
7.	Pino	it and Connection Diagram	150
	7.1.	Pin-out	150
		Connection Diagrams without Secondary Interface	
	1.2.	Primary: 3wire SPI Secondary: None	
		Primary: 4wire SPI Secondary: None	
	73	Connection Diagrams with I2C Auxiliary Interface	154
	7.0.	Primary: 3wire SPI Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)	
		Primary: 4wire SPI Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)	155
		Primary: I2C Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)	
	7.4.	Connection Diagrams with OIS Interface	157
	7.11	Primary: 3wire SPI Secondary: 4 wire SPI for OIS interface	
		Primary: 3wire SPI Secondary: 3 wire SPI for OIS interface	157
		Primary: 4wire SPI Secondary: 4 wire SPI for OIS interface	158
		Primary: 4wire SPI Secondary: 3 wire SPI for OIS interface	158
		Primary: I2C Secondary: 4 wire SPI for OIS interface	159

		Primary: I2C Secondary: 3 wire SPI for OIS interface	159
8.	Pack	age	160
	8.1.	Package outline dimensions	160
	8.2.	Sensing axis orientation	161
	8.3.	Landing pattern recommendation	163
	8.4.	Marking Mass production	
		Engineering samples	164
	8.5.	Soldering guidelines	165
	8.6.	Handling instructions	166
	8.7.	Environmental safety	167
		Halogen content	167
		Internal package structure	167
9.	Lega	disclaimer	168
	9.1.	Engineering samples	168
	9.2.	Product use	168
	9.3.	Application examples and hints	168
10	. Docu	ment history and modification	169

Table 1: Basic electrical parameter specifications	12
Table 2: Accelerometer characteristics	13
Table 3: Gyroscope Characteristics	
Table 4: Electrical characteristics temperature sensor	17
Table 5: Absolute maximum ratings	18
Table 6: Power Modes	
Table 7: Cutoff freq. of the accelerometer according to ODR, Normal & Performance Mode	30
Table 8: Accelerometer noise according to ODR, Normal & Performance Mode, +/- 8g range	
Table 9: Accelerometer group delay according to ODR, Normal & Performance Mode	30
Table 10: Cutoff frequency of the gyroscope according to ODR, Normal & Performance Mode	32
Table 11: Gyros cope noise according to ODR, Normal Mode, +/- 2000 dps range	32
Table 12: Gyros cope noise according to ODR, Performance Mode, +/- 2000 dps range	
Table 13: Gyros cope group delay according to ODR, Normal and Performance Modes	32
Table 14: Positive use-case scenarios for the wrist wear wakeup gestures	56
Table 15: Step counter Configuration	60
Table 16: OIS Register Map	68
Table 17: Mapping for primary interface	138
Table 18: Electrical specifications of the interface pins	138
Table 19: Timing specifications for SPI	139
Table 20: Timing specification for I ² C of the device	144
Table 21: Mapping of the device pins for secondary interface	148
Table 22: Pin-out and pin connections	151
Figure 1: Any-motion detection	
Figure 2: No-motion detection	
Figure 3: Device co-ordinate system assumed for gesture detection	
Figure 4: Flick-in/out movement	
Figure 5: Push arm-down/pivot up	
Figure 6: Wrist Jiggle	
Figure 7: 9-DOF Solution w/ magnetometer (AUX) connected to the 2 nd VF	
Figure 8: OIS interface	
Figure 9: Digital Interfaces	
Figure 10: SPI timing diagram	
Figure 11: I ² C timing diagram	145

1. Specification

Unless stated otherwise, the given values are over lifetime, operating temperature and voltage ranges. Minimum/maximum values are $\pm 3\sigma$.

Table 1: Basic electrical parameter specifications

OPERATING CONDITIONS								
Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Supply Voltage Internal Domains	V_{DD}		1.71	1.8	3.6	V		
Supply Voltage //O Domain	V _{DDIO}		1.2	1.8	3.6	V		
Voltage Input Low Level	VIL	SPI & I ² C			0.3VDDIO	-		
Voltage Input High Level	VIH	SPI & I ² C	0.7VDDIO			-		
Voltage Output Low Level	VOL	VDDIO>=1.62V, IOL<=2mA, SPI			0.2VDDIO	-		
		VDDIO<1.62V, IOL<=1.5mA, SPI			0.2VDDIO			
Voltage Output High Level	VOH	VDDIO>=1.62V, IOH<=2mA, SPI	0.8VDDIO			-		
		VDDIO<=1.62V, IOH<=1.5mA, SPI	0.8VDDIO					
Current consumption	I _{DD}	A+G Performance Mode VDD= 1.8 V, T _A =25°C, ODR _{max}		970		μΑ		
		A+G Normal Mode VDD= 1.8 V, T _A =25°C, ODR _{max}		685				
		A+G Low Power Mode VDD= 1.8 V, T _A =25°C, ODR _{25Hz}		420				
		A _{only} Normal Mode VDD= 1.8 V, T _A =25°C, ODR _{max}		200				
		A _{only} Low Power Mode VDD= 1.8 V, T _A =25°C, ODR _{25Hz}		10				
		A+G Suspend mode, VDD= 1.8 V, T_A =25°C		3.5				
		Advanced features VDD= 1.8 V, TA=25°C,		3				
		depends on enabled feature set						

Power on time	t PO	Time from supply "on" to SPI or I2C I/F operational		0.5	ms
Non-volatile memory (NVM) write-cycles	nNVM	Using nvm_prog cmd		14	cycles
Operating Temperature	T _A		-40	+85	°C

Table 2: Accelerometer characteristics

OPERATING CONDITIONS ACCELEROMETER							
Parameter	Symbol	Condition	Min	Тур	Max	Units	
Acceleration Range	g FS2g	Selectable		±2		g	
	g FS4g	via serial digital		±4		g	
	g FS8g	interface		±8		g	
	g FS16g			±16		g	
Start-up time	t _{A,SU}	suspend to normal mode VDD= 1.8 V, T_A =25°C, ODR _{max}		2		ms	

OUTPUT SIGNAL ACCELEROMETER							
Parameter	Symbol	Condition	Min	Тур	Max	Units	
Resolution				16		bit	
Sensitivity	S _{2g}	g _{FS2g} , T _A =25℃		16384		LSB/g	
	S _{4g}	g _{FS4g} , T _A =25°C		8192		LSB/g	
	S _{8g}	g _{FS8g} , T _A =25℃		4096		LSB/g	
	S _{16g}	g _{FS16g} , T _A =25°C		2048		LSB/g	
Sensitivity Error	SA_err_8g	T_A =25°C, nominal V_{DD} soldered, over life time		±0.4		%	
Sensitivity Temperature Drift	TCSA	full T_A range, nominal V_{DD} best fit straight line		0.004		%/K	
Sensitivity Supply Volt. Drift	S _{A,VDD}	T _A =25°C, full V _{DD} range soldered, over life time		0.0001		%/V	
Zero-g Offset	Off _{A,life}	T_A =25°C, nominal V_{DD} soldered, over life time		±20		mg	
Zero-g Offset Temperature Drift	TCO _A	full T _A range, nominal V _{DD} best fit straight line		±0.25		mg/K	
Zero-g Offset Supply Volt. Drift	Off _{A,VDD}	T _A =25°C, full V _{DD} range soldered, over life time		<0.5		mg/V	
Power supply rejection ratio	Off_PSR R _A	100Hz - 1 MHz sine wave, 50mV		< 8		mg/50m V	

Output Noise	n _{A,nd}	Normal mode $T_A = 25^{\circ}\text{C}$, nominal V_{DD} , range = 8g		0.16		mg/√Hz
	n _{A,rms}	Normal mode $T_A=25$ °C, nominal V_{DD} , $BW=80~Hz$ $ODR=200~Hz$ $range=8g$		1.51		mg-rms
Nonlinearity	NLA	T_A =25°C, nominal V_{DD} , best fit straight line g_{FS2g}		0.5		%FS
Output Data Rate	ODR _{A,n}	Normal mode	12.5		1600	Hz
	$ODR_{A,Ipm}$	Low-power mode	0.78		400	
ODR Accuracy	OAcy _{A,n}	Normal mode, variation part to part, T_A =25°C, nominal V_{DD} , Accel only operation		1		%
		Normal mode, variation part to part, $T_A=25^{\circ}C$, nominal V_{DD} , IMU operation		1.7		
	OAcy _{A,n,T}	Normal mode, variation full T_A range, same part nominal V_{DD} , Accel only operation		0.03		%/K
		Normal mode, variation full T_A range, same part nominal V_{DD} , IMU operation		0.0037		
Bandwidth (BW)	ODR _{A,12.5}	3dB cutoff frequency of		5.5		Hz
in normal mode	ODR _{A,25}	the accelerometer T_A =25°C, nominal V_{DD} ,		11		
	ODR _{A,50}	Filter setting		22		
	ODR _{A,100}	[acc_bwp] = 0x02		44		
ODR _A ,				89		
	ODR _{A,400}			178		
	ODR _{A,800}			343		
	ODR _{A,1600}			740		

MECHANICAL CHARACTERISTICS ACCELEROMETER									
Parameter	Symbol	Condition	Min	Тур	Max	Units			
Cross Axis Sensitivity	SXA	Relative contribution between any two of the three axes		1		%			
Alignment Error	E _A	Relative to package outline		0.5		o			
Zero-g offset over PCB strain	Off _{A,PCB}	T_A =25°C, nominal V_{DD} soldered, \varnothing 5 parts		±0.010		mg/µstr ain			

Table 3: Gyroscope Characteristics

	OPERATING CONDITIONS GYROSCOPE											
Parameter	Symbol	Condition	Min	Тур	Max	Unit						
Range	R _{FS125}	Selectable		125		dps						
	R _{FS250}	via serial digital interface		250		dps						
	R _{FS500}			500		dps						
	R _{FS1000}			1,000		dps						
	R _{FS2000}			2,000		dps						
Start-up time	t G,SU	suspend to normal mode repeated, VDD = 1.8 V, $T_A=25^{\circ}\text{C}$, ODR _{max}		45		ms						
	t _{G,FSU}	fast start mode VDD = 1.8 V, T _A =25°C, ODR _{max}		2								

		OUTPUT SIGNAL GYRO	SCOPE		
Resolution				16	bit
Sensitivity	R _{FS2000}	Ta=25℃		16.384	LSB/dps
	R _{FS1000}	Ta=25℃		32.768	LSB/dps
	R _{FS500}	Ta=25℃		65.536	LSB/dps
	R _{FS250}	Ta=25℃		131.072	LSB/dps
	R _{FS125}	Ta=25℃		262.144	LSB/dps
Sensitivity Error	S _{G_err}	T_A =25°C, nominal V_{DD} soldered, over life time		±2	%
	S _{G_err_CR}	T_A =25°C, nominal V_{DD} soldered, after CRT		±0.4	
Sensitivity Temperature Drift	TCS _G	full T_A range, nominal V_{DD} best fit straight line		0.02	%/K
Sensitivity Supply Volt. Drift	S _{G,VDD}	T_A =25°C, full V_{DD} range soldered, over life time		0.0005	%/V

Zero-rate offset	Ω , oL	T_A =25°C, nominal V_{DD} soldered, over life time		±0.5		dps
Zero-rate offset change over temperature	TCO _G	Nominal V _{DD} supplies best fit straight line		±0.015		dps / K
Zero-rate offset Supply Volt. Drift	$Off_{G,VDD}$	T_A =25°C, full V_{DD} range soldered, over life time		0.02		dps / V
Power supply rejection ratio	Off_PS RR _G	100 Hz – 1 MHz sine wave, 50mV		0.04		dps / 50mV
Output Noise	n _{G,nd}	Performance mode T_A =25°C, nominal V_{DD}		0.007		dps /√Hz
		Normal mode T_A =25°C, nominal V_{DD}		0.010		dps /√Hz
	n _{G,rms}	Performance mode T _A =25°C, nominal V _{DD} , BW = 74.6 Hz ODR = 200 Hz		0.07		dps-rms
		Normal mode T_A =25°C, nominal V_{DD} , BW = 74.6 Hz ODR = 200 Hz		0.09		dps-rms
Nonlinearity	NL _G	T_A =25°C, nominal V_{DD} , best fit straight line R_{FS250} , R_{FS2000}		0.01		% FS
Output Data Rate	$ODR_{G,n,h}$	Normal and performance mode	25		6400	Hz
	ODR _{G,lp}	Low-power mode	25		100	
ODR Accuracy	OAcy _{G,n}	Normal and performance mode, $T_A=25^{\circ}C$, nominal V_{DD}		1.7		%
	OAcy _{G,n} ,	Normal mode, full T_A range, same part, nominal V_{DD}		0.0037		%/K
Bandwidth (BW)	ODR _{G,25}	3dB cutoff frequency		11		Hz
in normal and	ODR _{G,50}	of the accelerometer,		20		
performance mode	ODR _{G,10}	$T_A=25$ °C, nominal V_{DD}		39		
	0 ODR _{G,20}	Filter setting [gyr_bwp] = 0x02		77		
	ODR _{G,40}			152		
	ODR _{G,80}			300		
	ODR _{G,16}			557		
	00					

	751	
	712	

MECHANICAL CHARACTERISTICS GYROSCOPE										
Parameter	Symbol	Condition	Min	Тур	Max	Units				
Cross Axis Sensitivity	SX _G	Relative contribution between any two of the three axes ¹		0.2		%				
Alignment Error	E _A	Relative to package outline		0.5		o				
Zero-rate offset over PCB strain	Off _{G, PCB}	T_A =25°C, nominal V_{DD} soldered, \varnothing 5 parts		±1.5		mdps / μstrain				
g-Sensitivity		Sensitivity to static acceleration stimuli in all three axis			0.1	dps / g				

Table 4: Electrical characteristics temperature sensor

OPERATING CONDITIONS AND OUTPUT SIGNAL OF TEMPERATURE SENSOR									
Parameter	Symbol	Condition	Min	Тур	Max	Units			
ADC Resolution				16		bits			
Temperature Sensor Measurement Range	Ts		-41		87	°C			
Output at 23 °C				0		LSB			
Sensitivity	ST			512		LSB/K			
Output Data Rate Temperature Sensor	ODR _{T,G}	Normal mode and performance mode, $T_A=25^{\circ}\text{C}$, nominal V_{DD} , Gyroscope on			100	Hz			
	ODR _T	All other modes incl. low power mode			0.78				
ODR Accuracy Temperature Sensor	OAcy _{T,G}	Normal mode and performance mode, $T_A=25^{\circ}\text{C}$, nominal V_{DD} , Gyroscope on		<1.5	2	%			
	OAcy _T	All other modes incl. low power mode		1.5					

 $^{^{\}scriptscriptstyle 1}$ For details see Section 4.6

2. Absolute maximum ratings

Stress above these limits may cause damage to the device. Exceeding the specified electrical limits may affect the device reliability or cause malfunction.

Table 5: Absolute maximum ratings

PARAMETER	CONDITION	MIN	MAX	Units
Voltage at Supply Pin	V _{DD} Pin	-0.3	4	V
	V _{DDIO} Pin	-0.3	4	V
Voltage at any Logic Pin	Non-Supply Pin	-0.3	V _{DDIO} +0.3, <4	٧
Passive Storage Temp. Range	≤ 65% rel. H.	-50	+150	°C
Non-volatile memory (NVM) Data Retention	T = 85°C, after 15 cycles	10		у
Mechanical Shock	Duration ≤ 200µs		10,000	g
	Duration ≤ 1.0ms		2,000	g
	Free fall onto hard surfaces		1.8	m
ESD according JESD47	HBM at any pin		2	kV
	CDM		500	V
	MM JESD22A115C		35	V

3. Quick Start Guide

The purpose of this section is to help developers who want to start working with the device by giving some basic hands-on application examples to get started.

Note about using the device

The communication between application processor and the device will happen either over I2C or SPI interface. For more information about the interfaces, see Section 6.


Before starting the test, the device has to be properly connected to the master (AP) and powered up. For more information, read related Section 7.

First application setup examples algorithms:


After correct power up by setting the correct voltage to the appropriate external pins, the device enters automatically into the Power On Reset (POR) sequence. In order to properly use the device, certain steps from host processor front are needed. The most typical operations will be explained in the following application examples in form of flow diagrams.

1. Testing communication and initializing the device

a. Reading chip id CHIP_ID (0x24) (checking correct communication). The interface is coming up configured for I2C, the initial dummy read configures it to SPI.)




b. Performing initialization sequence²




 $^{^{2}}$ The config file BMI270_main.tbin is provided by BST regional support team as part of the APIs and drivers.

c. Checking the correct initialization status




2. Configuring the device for low power mode

Setting data processing parameters (power, bandwidth, range) and reading sensor data




3. Configuring the device for normal power mode

Setting data processing parameters (power, bandwidth, range) and reading sensor data



4. Configuring the device for performance mode

Setting data processing parameters (power, bandwidth, range) and reading sensor data



Further steps:


The device has additional capabilities that are described in this document and include FIFO, power saving modes, synchronization capabilities with host processor, data synchronization and integration with third party sensors (see Section 4).

4. Functional Description and Features

This section contains references to the registers of the device. A detailed description of the registers including addresses, bit fields, and values is given in Section 5.

4.1. System Configurations


The device has 14 external I/F pins and supports the SPI and I2C protocols on its primary interface to the host system. The device supports on its secondary interface (I2C master) an auxiliary sensor configuration (e.g. a magnetometer) configuration or an external OIS interface. Both configurations work independent of the configuration (SPI/I2C) of the primary interface. If the secondary I/F is configured as AUX I/F, the sensor data of the IMU and the AUX sensor are synchronized (see Section 4.10).



The device includes two sensors, an accelerometer and a gyroscope. The accelerometer measures the direction and magnitude of the force applied to the sensor, reporting zero in a free fall scenario. The gyroscope measures the rotation rate, reporting zero at rest.

4.2. Block Diagram

BMI270



4.3. Supply Voltage and Power Management

The device has two distinct power supply pins:

- VDD is the main power supply.
- VDDIO is a separate power supply pin used for supplying power for the interface including the auxiliary interface.

There are no limitations with respect to the voltage level applied to the VDD and VDDIO pins, as long as it lies within the respective operating range. Furthermore, the device can be completely switched off (VDD= 0V) while keeping the VDDIO supply within operating range or vice versa. However, if the VDDIO supply is switched off, all interface pins (CSB, SDX, SCX) must be kept close to GNDIO potential. The device is reset when the supply voltage applied to at least one supply pin VDD or VDDIO falls below the specified minimum values. No constraints exist for the minimum slew-rate of the voltage applied to the VDD and VDDIO pins.

4.4. Power-On-Reset (POR) and Device Initialization

During POR the voltages VDD/VDDIO are ramped to their respective target values. After reaching the target supply voltages, all registers are accessible after a delay of 450µs.

After every POR or soft-reset the IMU remains in suspend mode. To get ready for operation the device must be initialized through the following procedure:

- Disable advanced power save mode: PWR_CONF.adv_power_save = 0b0
- Wait for 450 us (or 12 LSB of SENSORTIME_0)
- Write INIT CTRL.init ctrl=0x00 to prepare config load
- Upload configuration file
 - Burst write 8 kB initialization data to Register INIT DATA (start with byte 0 of initialization data)³. This requires ca. 6.6 ms at 10 MHz SPI I/F frequency. The configuration file BMI270_main.tbin is included in the driver available on the Bosch Sensortec website (www.bosch-sensortec.com) or from your regional support team.
 - Optionally: Burst read configuration file from Register <u>INIT_DATA</u> and check correctness by comparing it to the data written to the register in the previous step.
- Write Note: This expectation must be performed more than once offer.
 - Note: This operation must not be performed more than once after POR or soft-reset.
- Wait until Register INTERNAL STATUS.message contains the value 0b0001. This will happen after at most 150 msec.

After the initialization sequence is completed, the power mode of the device is automatically set to "Configuration mode" (refer to Section 3.2) Now it is possible to switch to other power modes and the device is ready for operation as required and described in the following sections.

-

³ If the maximum burst write length of the host is less than 8 kB the initialization data can be written in smaller chunks. Between two write operations the Registers INIT_ADDR_0 and INIT_ADDR_1 need to be incremented by the length of the first chunk write operation in bytes/2.


4.5. Power Modes

The main power modes of the device are:

- Suspend mode: Lowest possible power consumption, while still maintaining its configuration
- · Configuration mode: All IMU features accessible at full interface speed
- Low power mode: Motion sensing at lowest possible power consumption
- Normal mode: Aliasing free motion sensing at maximum ODR
- Performance mode: Motion sensing at maximum sensor performance

The table below shows the required configurations for these power modes

Table 6: Power Modes



The power state of the IMU is controlled through the registers PWR_CTRL and PWR_CTRL enables and disables the accelerometer, the gyroscope, the auxiliary sensor, and the temperature sensor. The Register PWR_CONF controls which power state the sensors enter if they are enabled or disabled in the Register PWR_CTRL. The power state impacts the behavior of the sensor with respect to start-up time, available functions, etc. but not the sensor data quality. The sensor data quality (e.g. the noise performance and/or the filter characteristics) is controlled in the Register ACC_CONF and Register GYR_CONF. In all global power configurations both register contents and FIFO contents are retained.

⁴ Accelerometer does not differ in normal and performance mode.

Section 4.5 shows how to configure the device for the most relevant power modes. But any other combination of the shown register settings is allowed. These registers are described as follows:

<u>PWR_CTRL</u>: used to enable and disable sensors (accelerometer, gyroscope, auxiliary, and temperature). Per default, all sensors are disabled.

PWR_CTRL.acc_en: enable or disable the accelerometer in all power modes.

PWR CTRL.gyr en: enable or disable the gyroscope in all power modes.

ACC_CONF.acc_filter_perf: enable or disable aliasing⁵ free acceleration sensing.

GYR CONF.gyr filter perf: enable or disable aliasing² free yaw rate sensing.

GYR CONF.gyr noise perf: enable or disable low noise mode for precision yaw rate sensing.

<u>PWR CONF.adv power save</u>: enable or disable the advanced power save configuration. If the device is configured for accelerometer only operation and <u>ACC CONF.acc filter perf</u>=0b0 or all sensors are disabled, there is a potential for additional (maximal) power saving. If the configuration is set by <u>PWR CONF.adv power save</u>=0b1, the devices internally reduces the power consumption always to a minimum without compromising data quality defined by the performance parameters set above at the expense of these restrictions which apply:

- Register writes need an inter-write-delay of at least 1 ms.
- The sensors log data into the FIFO in all power modes. The user needs to disable advanced power save mode (<u>PWR_CONF.adv_power_save_000</u>), respect the timing constraints in Sections 6.4 and 6.5 before reading the FIFO.

If <u>PWR_CONF.adv_power_save</u>=0b0 the device is accessible without the restrictions of the advanced power save configuration after 1 ms.

 $^{^{5}}$ An effect that causes different signals to become indistinguishable when sampled with low ODR's.

4.6. Sensor Data

Accelerometer Data

The width of acceleration data is 16 bits given in two's complement representation in the registers DATA_8 to DATA_13. The 16 bits for each axis are split into an MSB upper part and an LSB lower part. Reading the acceleration data registers shall always start with the LSB part. In order to ensure the integrity of the acceleration data, the content of an MSB register is locked by reading the corresponding LSB register (shadowing procedure).

Accelerometer Filter Settings

The accelerometer digital filter is configured through the Register ACC_CONF.

Accelerometer Filter Modes

The accelerometer filter modes influence the low pass filter characteristics, in particular the 3dB cutoff frequency, noise, and group delay. The accelerometer filter mode is configured through ACC_CONF.acc_bwp. This datasheet describes the device in normal filter mode configuration for ACC_CONF.acc_bwp=0x02.

Accelerometer Data Processing in Normal and Performance Mode

The data processing for this mode is configured using <u>ACC_CONF.acc_filter_perf</u>=0b1. In this power mode, the accelerometer data is sampled at equidistant points in the time, defined by the accelerometer output data rate parameter <u>ACC_CONF.acc_odr</u>. The output data rate can be configured in one of eight different valid ODR configurations going from 12.5 Hz up to 1600Hz.

The characteristics of the implemented low pass filter are described in the following tables:

Table 7: Cutoff freq. of the accelerometer according to ODR, Normal & Performance Mode

Accelerometer ODR [Hz]	12.5	25	50	100	200	400	800	1600
3dB Cutoff frequency [Hz]	5.5	11	22	44	89	178	343	740
normal filter mode								
ACC_CONF.acc_bwp=0x02								

Table 8: Accelerometer noise according to ODR, Normal & Performance Mode, +/- 8g range

ODR in Hz	12.5	25	50	100	200	400	800	1600
RMS-Noise (typ.) [mg]	0.38	0.53	0.75	1.06	1.51	2.13	2.96	4.35
normal filter mode								
ACC_CONF.acc_bwp=0x02								

Table 9: Accelerometer group delay according to ODR, Normal & Performance Mode

ODR in Hz	12. 5	25	50	100	200	400	800	1600
Group Delay (typ.) [ms] normal filter mode ACC_CONF.acc_bwp=0x0 2	80	40	20.5	10.5	5.4	2	1.3	0.6

Accelerometer Data Processing in Low Power Mode

Low power mode can be enabled by PWR_CONF.adv_power_save=0b1 and ACC_CONF.acc_filter_perf=0b0. In this power mode, the accelerometer regularly changes between an idle phase where no measurement is performed and an active phase, where data is acquired. The period of the duty cycle for changing between active and idle mode will be determined by the output data rate (ACC_CONF.acc_odr). The output data rate can be configured in one of 10 different valid ODR configurations going from 0.78Hz up to 400Hz.

The samples acquired during the active phase will be averaged and the result will be the output data. The number of averaged samples can be determined by the parameter ACC_CONF.acc_bwp through the following formula:

averaged samples = 2^{(Val(acc_bwp))} skipped samples = (1600/ODR)-averaged samples

A higher number of averaged samples will result in a lower noise level of the signal. Since the active phase is increased, the power consumption will also rise.

Accelerometer Data Ready Interrupt

This interrupt fires whenever a new data sample set from accelerometer is available in Registers <u>DATA 8</u> to <u>DATA 13</u>. This allows a low latency data readout. In non-latched mode, the interrupt are cleared automatically after 1/(6400Hz). If this automatic clearance is unwanted, please use latched mode (see Section 4.9). The flag <u>INT STATUS 1.acc drdy int is cleared when the register INT STATUS 1 is read.</u> The flag <u>STATUS.drdy acc is cleared when any of the Registers DATA 8</u> to <u>DATA 13</u> is read.

To enable the data ready interrupt please map it on the desired INT pin via INT_MAP_DATA.

Gyroscope Data

The width of gyroscope data is 16 bits given in two's complement representation in the registers DATA_19. The 16 bits for each axis are split into an MSB upper part and an LSB lower part. Reading the gyroscope data registers shall always start with the LSB part. In order to ensure the integrity of the gyroscope data, the content of an MSB register is locked by reading the corresponding LSB register (shadowing procedure).

Gyroscope Filter Settings

The gyroscope digital filter can be configured through the Register GYR_CONF.

Gyroscope Filter Modes

The gyroscope filter modes influence the low pass filter characteristics, in particular the 3dB cutoff frequency, noise, and group delay. The gyroscope filter mode is configured through GYR_CONF.gyr_bwp. This datasheet describes the device in normal filter mode configuration for GYR_CONF.gyr_bwp=0x02.

Gyroscope Data Post-Processing

To further optimize the gyroscope performance the following data post-processing step is recommended:

 $Rate_{x} = \underline{DATA}\underline{15} << 8 + \underline{DATA}\underline{14} - \underline{GYR}\underline{CAS}\underline{factor}\underline{zx} * (\underline{DATA}\underline{19} << 8 + \underline{DATA}\underline{18}) / 2^{9}$

Rate_y = $DATA_17$ << 8+ $DATA_16$

Rate_z = $DATA_{19} << 8 + DATA_{18}$

Gyroscope Data Processing in Normal and Performance Mode

The data processing for these modes is configured using <u>GYR CONF.gyr filter_perf</u>=0b1. In these power modes, the gyroscope data is sampled at equidistant points in the time, defined by the gyroscope output data rate parameter <u>GYR_CONF.gyr_odr</u>. The output data rate can be configured in one of eight different valid ODR configurations going from 25 Hz up to 3.2 kHz. For 6.4 kHz operation use FIFO data readout described in section 4.7.

The characteristics of the implemented low pass filter are described in the following tables:

Table 10: Cutoff frequency of the gyroscope according to ODR, Normal & Performance Mode

Gyroscope ODR [Hz]	25	50	100	200	400	800	1.6 k	3.2 k	6.4 k
3dB Cutoff frequency [Hz]	11	20	39	77	152	300	557	751	712
normal filter mode									
GYR_CONF.gyr_bwp=0x02									

Table 11: Gyroscope noise according to ODR, Normal Mode, +/- 2000 dps range

ODR in Hz	25	50	100	200	400	800	1.6 k	3.2 k	6.4 k
RMS-Noise (typ.) [mdps]	31,0	43,9	62,0	87,7	124	176	248	431	500
normal filter mode									
GYR_CONF.gyr_bwp=0x02									

Table 12: Gyroscope noise according to ODR, Performance Mode, +/- 2000 dps range

ODR in Hz	25	50	100	200	400	800	1.6 k	3.2 k	6.4 k
RMS-Noise (typ.) [mdps]	21,7	30,7	43,4	61,4	86,9	123	174	302	350
normal filter mode									
GYR_CONF.gyr_bwp=0x02									

Table 13: Gyroscope group delay according to ODR, Normal and Performance Modes

ODR in Hz	25	50	100	200	400	800	1.6 k	3.2 k	6.4 k
Group Delay (typ.) [ms]	40	20.5	10.8	5.97	3.55	2.34	0.97	0.82	0.68
normal filter mode									
GYR_CONF.gyr_bwp=0x02									

Gyroscope Data Processing in Low Power Mode

Low power mode can be enabled by <u>PWR_CONF.adv_power_save_0b1</u> and <u>GYR_CONF.gyr_filter_perf_0b0</u>. In this power mode, the gyroscope regularly changes between an idle phase where no measurement is performed and an active phase, where data is acquired. The period of the duty cycle for changing between active and idle mode will be determined by the output data rate (<u>GYR_CONF.gyr_odr</u>). The output data rate can be configured in one of 3 different valid ODR configurations 25Hz, 50Hz, and 100Hz.

Four samples are acquired during the active phase and will be averaged and the result will be the output data.

Gyroscope Data Ready Interrupt

This interrupt fires whenever a new data sample set from the gyroscope is available in Registers <u>DATA 14</u> to <u>DATA 19</u>. This allows a low latency data readout. In non-latched mode, the interrupt are cleared automatically after 1/(6400Hz). If this automatic clearance is unwanted, please use latched mode (see Section 4.9). The flag <u>INT STATUS 1.gyr drdy int is cleared when the register INT STATUS 1 is read.</u> The flag <u>STATUS.drdy gyr is cleared when any of the Registers <u>DATA 14</u> to DATA 19 is read.</u>

To enable the data ready interrupt please map it on the desired INT pin via INT_MAP_DATA.

Temperature Sensor

The temperature sensor has 16 bits defined as:

Value	Temperature
0x7FFF	87 - 1/2 ⁹ °C
0x0000	23 °C
0x8001	-(41-1/2 ⁹) °C
0x8000	Invalid

The measured temperature is accessible via the Registers <u>TEMPERATURE_0</u> and <u>TEMPERATURE_1</u>. After enabling the temperature sensor, the register contains the invalid value 0x8000 until the first temperature measurement is completed.

If the gyroscope is enabled (i.e. $\underline{PWR_CTRL.gyr_en}=0b01$) the temperature sensor is automatically enabled at an update rate of 100 Hz +/-12%.

If the gyroscope is disabled (i.e. <u>PWR_CTRL.gyr_en</u>=0b00, e.g. for accelerometer only operation) the temperature sensor must be manually enabled or disabled using <u>PWR_CTRL.temp_en</u>. Disabling the temperature sensor reduces the overall current consumption of the device by approximately 1.8 μ A in average. If the temperature sensor is enabled it updates the results aligned with bit 7 of the Register SENSORTIME 1 at an update rate of 0.78 Hz.

Sensor Time

The device supports the concept of sensortime. Its core element is a free running counter with a width of 24 bits. It increments with a resolution of 39.0625us. The user can access the current state of the counter by reading registers SENSORTIME_0 to SENSORTIME_2.

All sensor events e.g. updates of data registers are synchronous to this sensor time register as defined in the table below. With every update of the data register or the FIFO, a bit m in the registers $\underline{\sf SENSORTIME 0}$ to $\underline{\sf SENSORTIME 2}$ toggles where m depends on the output data rate for the data register and the output data rate and the FIFO downsampling rate for the FIFO. The table below shows which bit toggles for which update rate of data register and FIFO

Bit m in sensor_time	23	22	21	20	19	18	17	16
Resolution [s]	327.68	163.84	81.92	40.96	20.48	10.24	5.12	2.56
Update rate [Hz]	0.0031	0.0061	0.012	0.024	0.049	0.10	0.20	0.39

Bit <i>m</i> in sensor_time	15	14	13	12	11	10	9	8
Resolution [ms]	1280	640	320	160	80	40	20	10
Update rate [Hz]	0.78	1.56	3.125	6.25	12.5	25	50	100


Bit <i>m</i> in sensor_time	7	6	5	4	3	2	1	0
Resolution [ms]	5	2.5	1.250	0.625	0.3125	0.156	0.078	0.039
Update rate [Hz]	200	400	800	1600	3200			

The sensortime is synchronized with the data capturing in the data register and the FIFO. The sensortime supports multiple seconds of sample counting and a sub-microsecond resolution, see Register <u>SENSORTIME_0</u> for details.

Burst reads on the registers <u>SENSORTIME_0</u> to <u>SENSORTIME_2</u> always deliver consistent values, i.e. the value of the register does not change during the burst read.

Configuration Changes

If device configuration settings in registers <u>ACC_CONF</u>, <u>ACC_RANGE</u>, <u>GYR_CONF</u>, <u>GYR_RANGE</u>, or <u>AUX_CONF</u> are changed while the sensors are enabled (accelerometer <u>PWR_CTRL.acc_en</u> = 0b1, gyroscope <u>PWR_CTRL.gyr_en</u> or auxiliary sensor <u>PWR_CTRL.aux_en</u> = 0b1), the configuration changes are not immediately applied. The configuration changes become effective if a sampling event for the currently active ODR coincides with a sampling event for the newly requested ODR on the sensortime sampling grid. In the case where the currently active ODR equals the newly requested ODR, the configuration changes become effective at the next sampling event. See also following figure.



4.7. **FIFO**

The device supports the following FIFO operating modes:

- · Streaming mode: overwrites oldest data on FIFO full condition
- FIFO mode: discards newest data on FIFO full condition

The FIFO size is 2048 byte and supports the following interrupts:

- FIFO full interrupt
- FIFO watermark interrupt

FIFO is enabled for accelerometer data with <u>FIFO_CONFIG_1.fifo_acc_en_=0b1</u>, for gyroscope data with <u>FIFO_CONFIG_1.fifo_gyr_en_=0b1</u>, and auxiliary interface (e.g. magnetometer) data with <u>FIFO_CONFIG_1.fifo_aux_en=0b1</u> (0b0=disabled).


The FIFO may be used in all power modes of the device.

Frames

The FIFO captures data in frames, which consist in header mode of a header and a payload data, in headerless mode only payload is stored.

In header mode (standard configuration) each regular frame consists of a one byte header describing properties of the frame (e.g. which sensors are included in this frame) and the payload data itself. Beside the regular frames, which contain the sensor data, there are control frames, which contain metadata (e.g. sensortime).

An overview of the possible frame types is show below



Headermode

The header has a fixed length of 8 bit and the following format:



These fh_mode and fh_parm and fh_ext fields are defined below

fh_mode<1:0>	Definition	fh_parm <3:0>	fh_ext<1:0>
0b10	Regular frame	Enabled sensors	Tag of INT2 and INT1
0b01	Control frame	Control opcode	
0b00 and 0b11	Reserved	N/A	

fh_parm=0b0000 is invalid for regular mode, a header of 0x80 indicates an uninitialized frame, which is reported if the fifo read operations reads more data, than contained in the fifo. An uninitialized frame contains one byte of payload 0x00.

In a regular frame, fh_parm parameter defines which sensors are included in the data part of the frame. The format is

Name	fh_parm<3:0>			
Bit	3	2	1	0
Content	Reserved	FIFO aux data	FIFO_gyr_d ata	FIFO acc data

When FIFO_<sensor x_data is 0b1 (0b0) data for sensor x is included (not included) in the data part of the frame.

The fh ext<1:0> field are used for external tagging.

The order of the data in the FIFO data frame (see following table) differs from the order defined for the Registers DATA 0 to DATA 19.

A valid regular frame, contains data of at least one sensor (accelerometer, gyroscope, or auxillary sensor). Only valid frames will be written into the FIFO. E.g. fh_parm=0b0111 in the header of a frame will result in the data layout shown below.

DATA[X]	Acronym	
X=0	AUX_0	copy of register Val(<u>AUX_RD_ADDR</u>) in auxiliary sensor register map
X=1	AUX_1	copy of register $Val(\underline{AUX\ RD\ ADDR}\)+1$ in auxiliary sensor register map
X=2	AUX_2	copy of register $Val(\underline{AUX\ RD\ ADDR})+2$ in auxiliary sensor register map
X=3	AUX_3	copy of register $Val(\underline{AUX\ RD\ ADDR}\)+3$ in auxiliary sensor register map
X=4	AUX_4	copy of register $Val(\underline{AUX\ RD\ ADDR})+4$ in auxiliary sensor register map
X=5	AUX_5	copy of register $Val(\underline{AUX\ RD\ ADDR}\)+5$ in auxiliary sensor register map
X=6	AUX_6	copy of register $Val(\underline{AUX\ RD\ ADDR}\)+6$ in auxiliary sensor register map
X=7	AUX_7	copy of register Val(<u>AUX_RD_ADDR</u>)+7 in auxiliary sensor register map
X=8	GYR_X<7:0> (LSB)	
X=9	GYR_X<15:8> (MSB)	
X=10	GYR_Y<7:0> (LSB)	
X=11	GYR_Y<15:8> (MSB)	
X=12	GYR_Z<7:0> (LSB)	
X=13	GYR_Z<15:8> (MSB)	
X=14	ACC_X<7:0> (LSB)	
X=15	ACC_X<15:8> (MSB)	
X=16	ACC_Y<7:0> (LSB)	
X=17	ACC_Y<15:8> (MSB)	
X=18	ACC_Z<7:0> (LSB)	
X=19	ACC_Z<15:8> (MSB)	

The length of the auxillary sensor data block in a FIFO frame depends on the configued burst read length of the auxillary interface in Register AUX IF CONF.aux rd burst:

If the read burst length for the auxillary sensor is configured to less than 8 byte, the number of data

If the read burst length for the auxillary sensor is configured to less than 8 byte, the number of data bytes in the regular FIFO frame is reduced accordingly. I.e. in the above example, the gyro data would start before Byte 8.

Control frames

Control frames are only supported in header mode. There are a number of control frames defined through the fh_parm field. These are shown in below.

A skip frame indicates the number of skipped frames after a FIFO overrun occurred. A sensortime frame contains the sensortime when the last sampled frame stored in the FIFO is read. A FIFO input config frames indicates a change in sensor configuration which affects the sensor data.

The FIFO fill level is contained in registers <u>FIFO LENGTH 1.fifo byte counter 13 8</u> and <u>FIFO LENGTH 0.fifo byte counter 7 0</u>. The fifo fill level includes the space needed for the regular and the control frames, with the exception of the sensortime frame.

fh_mode<3:0>	Definition	Number of
0x0	Skip Frame	1 byte payload
0x1	Sensortime Frame	3 bytes payload
0x2	Fifo_Input_Config Frame	4 bytes payload
0x3 - 0x7	Reserved	

1.1.1.1.1 Skip Frame (fh_parm=0x0):

In the case of FIFO overflows, a skip_frame is prepended to the FIFO content, when read out next time. The data for the frame consists of one byte and contains the number of skipped frames. When more than 0xFF frames have been skipped, 0xFF is returned. A skip frame is expected always as first frame in a FIFO read burst. A skip frame does not consume memory in the FIFO.

1.1.1.1.1.2 Sensortime Frame (fh parm=0x1):

The data for the sensortime frame is a copy of the Register <u>SENSORTIME_0</u> to <u>SENSORTIME_2</u> when the last byte of the last sample frame was read. One sensortime frame is always expected as last frame in the FIFO. A sensortime frame is only sent if the FIFO becomes empty during the burst read. A sensortime frame does not consume memory in the FIFO. Sensortime frames are enabled (disabled) by setting FIFO CONFIG 0.fifo time en to 0b1 (0b0).

1.1.1.1.3 Fifo Input Config Frame (fh parm=0x2):

Whenever the filter configuration of the FIFO input data sources changes, a FIFO input config frame is inserted into the FIFO, before the configuration change becomes active. E.g. when the bandwidth for the accelerometer filter is changed in Register ACC_CONF, a FIFO input config frame is inserted before the first frame with accelerometer data with the new bandwidth configuration. The FIFO input config frame contains four byte of data with the format

Bit	7	6	5	4	3	2	1	0
Byte 0	reserved	reserved	aux_	aux_	gyr_	gyr_	acc_	acc_
			if_ch	conf_ch	range_ch	conf_ch	range_ch	conf_ch
Byte 1	Sensortime_0 for next frame (may be drop frame)							
Byte 2	Sensortime_1 for next frame (may be drop frame)							
Byte 3	Sensortime_2 for next frame (may be drop frame)							

aux_if_ch	A write to Register AUX IF CONF, AUX RD ADDR, or AUX WR ADDR becomes active.
aux_conf_ch	A write to Register AUX_CONF becomes active.
gyr_range_ch	A write to Register GYR_RANGE becomes active.
gyr_conf_ch	A write to Register GYR_CONF_or gyr_FIFO_filt_data or gyr_FIFO_downsampling in Register FIFO_DOWNS_becomes active.
acc_range_ch	A write to Register ACC_RANGE becomes active.
acc_conf_ch	A write to Register ACC_CONF or acc_FIFO_filt_data or acc_FIFO_downs ampling in Register FIFO_DOWNS becomes active.

Headerless mode

When the data rates of all enabled sensor elements are identical, the FIFO header may be disabled in FIFO_CONFIG_1.fifo_header_en.

The headerless mode supports only regular frames. To be able to distinguish frames from each other, all frames must have the same size. For this reason, any change in configuration that have an impact to frame size or order of data within a frame will cause an instant flush of FIFO, restarting capturing of data with the new settings.

If the auxiliary sensor interface is enabled, the number of auxiliary sensor bytes in a FIFO frame is always <u>AUX IF CONF.aux rd burst</u> bytes (see section 4.10). If the burst length is less than 8, the device will pad the values read form the auxiliary sensor. E.g. if <u>AUX IF CONF.aux rd burst</u>=0b01 (2 Bytes), a frame with auxiliary sensor, accelerometer, and gyroscope data will look like

DATA[X]	Acronym	
X=0	AUX_0	copy of register Val(<u>AUX_RD_ADDR.read_addr</u>) in auxiliary sensor register map
X=1	AUX_1	copy of register Val(<u>AUX_RD_ADDR.read_addr</u> +1) in auxiliary sensor register map
X=2	Padding byte	Undefined value
X=3	Padding byte	Undefined value
X=4	Padding byte	Undefined value
X=5	Padding byte	Undefined value
X=6	Padding byte	Undefined value
X=7	Padding byte	Undefined value
X=8	GYR_X<7:0> (LSB)	
X=9	GYR_X<15:8> (MSB)	
X=10	GYR_Y<7:0> (LSB)	
X=11	GYR_Y<15:8> (MSB)	
X=12	GYR_Z<7:0> (LSB)	
X=13	GYR_Z<15:8> (MSB)	
X=14	ACC_X<7:0> (LSB)	
X=15	ACC_X<15:8> (MSB)	
X=16	ACC_Y<7:0> (LSB)	
X=17	ACC_Y<15:8> (MSB)	
X=18	ACC_Z<7:0> (LSB)	
X=19	ACC_Z<15:8> (MSB)	

Conditions and Details

FIFO frame reads

If a frame is fully read through the Register <u>FIFO_DATA</u>, it gets deleted from the FIFO of the device. If a frame is only partially read it will be repeated completely with the next access both in headerless and in header mode. In headermode, this includes the header. In the case of a FIFO overflow between the first partial read and the second read attempt, the frame is kept only if FIFO_CONFIG_0.fifo_stop_on_full =0b1.

FIFO overreads

When more data are read from the FIFO than it contains valid data, 0x8000 is returned in headerless mode. In header mode 0x80 indicates an invalid frame.

Frame rates

The frame sampling rate of the FIFO is defined by the maximum output data rate of the sensors enabled for FIFO sampling. The FIFO sampling configuration is set in register $\underline{\text{FIFO_CONFIG_0}}$ to $\underline{\text{FIFO_CONFIG_1}}$. It is possible to select filtered or pre-filtered data as an input to the FIFO. If pre-filtered data is selected in register $\underline{\text{FIFO_DOWNS.acc_fifo_filt_data}}$ for the accelerometer, the sample rate is 1600 Hz. If pre-filtered data is selected in register $\underline{\text{FIFO_DOWNS.gyr_fifo_filt_data}}$ for the gyroscope, the sample rate is 6400 Hz. The input data rate to the FIFO can be reduced by selecting a down-sampling factor 2^k in registers $\underline{\text{FIFO_DOWNS.acc_fifo_downs}}$ or $\underline{\text{FIFO_DOWNS.gyr_fifo_downs}}$ where $k=\{0...7\}$.

FIFO overflow

If <u>FIFO CONFIG 0.fifo stop on full</u> =0b1, the newest frame may be discarded, if the free FIFO space falls below the maximum size frame. If header mode is enabled, a skip frame is prepended at the next FIFO readout (which is **not** the position where the frame(s) have been discarded).


During a FIFO read operation of the host, no data at the FIFO tail may be dropped. If the host reads the FIFO with a slower rate than it is filled, it may happen that the sensor needs to drop new data, even when <u>FIFO_CONFIG_0.fifo_stop_on_full__</u> =0b0. These events are recorded in the Register <u>ERR_REG.fifo_err.</u>

FIFO data synchronization

All sensor data are sampled with respect to a common ODR time grid. Even if a different ODR is selected for the acceleration and the auxillary sensor the data remains synchronized:

If a frame contains a sample from a sensor element with ODR x, then it must contain also samples of all sensor elements with an ODR y>=x. This applies for steady state operation. In transition phases, it is more important not to lose data, therefore exceptions are possible if the sensor elements with ODR y>=x do not have data, e.g. due to a sensor configuration change.

FIFO Data Synchronization Scheme in the following figure illustrates the steady state and transient operating conditions.



FIFO synchronization with external interrupts

External interrupts may be synchronized into the FIFO data. For this operation mode the FIFO CONFIG 1.fifo tag int1 en and FIFO CONFIG 1.fifo tag int2 en need to be enabled, as well as INT1 IO CTRL.input en and INT2 IO CTRL.input en. The fh_ext field in FIFO header will then be set according to the signal at the INT1/INT2 inputs. The minium active level of the external signal is 10 ns.

FIFO Interrupts

The FIFO supports two interrupts, a FIFO full interrupt and a watermark interrupt:

- The FIFO full interrupt is issued when the FIFO fill level is above the full threshold. The full threshold is reached just before the last two frames are stored in the FIFO.
- The FIFO watermark is issued when the FIFO fill level is equal or above a watermark defined in Register FIFO_WTM_1.fifo_water_mark_12_8.

In order to enable/use the FIFO full or watermark interrupts, map them on the desired interrupt pin via INT MAP DATA.

Latched FIFO interrupts will only be cleared, if the status register gets read and the fill level is below the corresponding FIFO interrupt (full or watermark).

FIFO Reset

The user can trigger a FIFO reset by writing the command *fifo_flush* (0xB0) in <u>CMD</u>. Automatic resets are only performed in the following cases:

- A sensor is enabled or disabled in headerless mode
- A transition between headerless and headermode or vice versa has occurred.
- Size of auxiliary sensor data in a frame changed in header or headerless mode

FIFO in Low Power Mode

In the low power mode the device supports FIFO usage. The data storage into the FIFO is identical to the normal and performance mode, for the readout the description below applies.

- If PWR_CONF.fifo_self_wakeup=0b0 the advanced power save configuration needs to be disabled (PWR_CONF.adv_power_save=0b0) before reading out FIFO data.
- If PWR CONF.fifo self wakeup = 0b1 and the FIFO watermark or FIFO full interrupt is triggered, the restrition for PWR CONF.adv power save = 0b1 (see Section 4.5) do not apply as long as a single burst read on Register FIFO DATA completes. This may be used to read the complete FIFO with one single burst read without leaving low power mode. Without a FIFO watermark interrupt or full interrupt, the advanced power save configuration needs to be disabled (PWR CONF.adv power save = 0b0) before reading out FIFO data.

4.8. Advanced Features

Global Configuration

The configuration of the interrupt feature engine is described in the Registers <u>FEATURES</u>. These registers are partitioned into several pages, the page valid for the next read or write to the Registers <u>FEATURES</u> is selected by the Register <u>FEAT PAGE.page</u>. Writes to a <u>FEATURES</u> register must be 16-bit word oriented, i.e. writes should start at an even address (2m) and the last byte written should be at an odd address (2n+1), where 0x30<=2m<=2n<0x3F. If the write start address is less than 0x30 the write may start at any address (see example 4 below), if the end address is greater than 0x3F, it may stop at any address (see example 5 below).

- For register writes which stop at an even SPI address (2n), the data at the odd SPI address (2n+1) are undefined (see Example 2, 3 below)
- For writes which start at an odd SPI address (2m+1), the data at the even address (2m) are undefined. (see Example 3 below)

Ex. 1) Write 4 bytes starting at address 0x30

Ex. 2) Write 3 bytes starting at address 0x30

Ex. 3) Write 2 bytes starting at address 0x31

0x30	Valid Data
0x31	Valid Data
0x32	Valid Data
0x33	Valid Data

0x30	Valid Data
0x31	Valid Data
0x32	Valid Data
0x33	Undefined

0x30	Undefined		
0x31	Valid Data		
0x32	Valid Data		
0x33	Undefined		

Ex. 4) Write 9 bytes starting at address 0x29

0x29Valid Data0x2AValid Data0x2EValid Data0x2FValid Data0x30Valid Data0x31Valid Data

Ex. 5) Write 5 bytes starting at address 0x3E

0x3E	Valid Data
0x3F	Valid Data
0x40	Valid Data
0x41	Valid Data
0x42	Valid Data

Make sure the sensor is initialized properly before the feature configuration is performed (see description in section 4.4.)

Some features generate interrupts. INT1_MAP_FEAT and INT2_MAP_FEAT configure these features. INT2_MAP_FEAT configure these features.

In order to minimize the power consumption or to enable always-on motion sensing, all advanced features (algorithms) rely on accelerometer data samples.

Minimum Bandwidth Settings

If the filter performance of the accelerometer is configured to high performance (ACC_CONF.acc_filter_perf_ is 0b1), the features operate at highest performance independent of the ODR and the bandwidth set by the host.

If the filter performance of the accelerometer is configured to ultra low power (ACC_CONF.acc_filter_perf_ is 0b0), the feature performance is depending on the ODR and the bandwidth set by the host:

1. The ODR must be set to minimum 50 Hz

If the device configuration does not meet the minimum requirements, the corresponding flag in the Register <u>INTERNAL STATUS</u> is set, if one of the advanced features is enabled. In this case the features are still evaluated, the same number of samples are evaluated, but they are sampled at the lower rate.

Error Interrupts

The device supports an error interrupt, which triggers if the device cannot be recovered without a softrest or a POR. This error interrupt is enabled through INT_MAP_DATA. The interrupt status is available in INT_STATUS 1.err int. After restarting the device a device reinitialization must be done.

Axis remapping for interrupt features

If the coordinate system of the end device differs from the sensor coordinate system described in Section 8.2 the sensor axis must be remapped to use the orientation dependent features (e.g. orientation interrupt, flat interrupt) properly.

Axis remapping register allows the host to freely map individual axis to the coordinate system of the used platform. Individual axis can be mapped to any other defined axis. The sign value of the axis can be also configured. For example x axis can be mapped to -x axis, +y axis, -y axis, +z axis or -z axis. Similarly, other axes also have their own combinations.

Invalid remappings are signaled through the register INTERNAL_STATUS.axes_remap_error if an advanced feature is enabled.

Note:

The axis remapping applies only to the data fetched into the features. The <u>DATA_0</u> to <u>DATA_13</u> registers and FIFO are not affected and should be remapped accordingly on the driver level.

Configuration settings:

- 1. GEN_SET_1.map_x_axis describes which axis shall be mapped to x axis.
- 2. GEN_SET_1.map_x_axis_sign describes whether the mapped axis shall be inverted or not to be inverted.
- 3. GEN_SET_1.map_y_axis describes which axis shall be mapped to y axis.
- 4. GEN_SET_1.map_y_axis_sign describes whether the mapped axis shall be inverted or not to be inverted.
- 5. GEN_SET_1.map_z_axis describes which axis shall be mapped to z axis.
- 6. GEN_SET_1.map_z_axis_sign describes whether the mapped axis shall be inverted or not to be inverted.

Anymotion Detection

The anymotion detection uses the slope between two acceleration signals to detect changes in motion. The interrupt is configured by setting enable flag <u>ANYMO_2.enable</u> along with at least one of the following flags: <u>ANYMO_1.select_x</u>, <u>ANYMO_1.select_y</u> and <u>ANYMO_1.select_z</u> respectively for each axis.

It generates an interrupt when the absolute value of the slope (the difference between two accelerations) exceeds the preset ANYMO 2.threshold for a certain number of consecutive data points ANYMO 1.duration.

The slope (difference) is being computed between the current acceleration sample and the reference sample. The reference sample is updated while the anymotion is detected; basically this means the reference is the last state when sensor detected Anymotion.

The interrupt generated will be reset as soon as the slope value falls below the threshold.

Configuration settings

- 1. ANYMO 2.enable enable the feature.
- 2. ANYMO_1.duration the number of consecutive data points for which the threshold condition must be respected, for interrupt assertion.
- 3. ANYMO_2.threshold the slope threshold.
- 4. $ANYMO_1.select_x select_x$ the feature for x axis
- 5. ANYMO_1.select_y select the feature for y axis
- 6. ANYMO_1.select_z select the feature for z axis




Figure 1: Any-motion detection

Nomotion Detection

The interrupt is configured by setting enable flag NOMO_1.select_x, NOMO_1.select_y, and NOMO_1.select_z respectively for each axis.

Nomotion Detection interrupt is generated when the slope on all selected axis remains smaller than a programmable NOMO_2.threshold for a programmable time. The signals and timings relevant to the nomotion interrupt functionality are depicted in the figure below.

Register <u>NOMO_1.duration</u> defines the number of consecutive slope data points of the selected axis which must exceed the threshold for an interrupt to be asserted.

Configuration settings

- 1. NOMO_2.enable enable the feature.
- 2. NOMO_1.duration the number of consecutive data points for which the threshold condition must be respected, for interrupt assertion.
- 3. NOMO_2.threshold the slope threshold.
- 4. NOMO_1.select_x select the feature for x axis
- 5. NOMO 1.select y select the feature for y axis
- 6. NOMO 1.select z select the feature for z axis




Figure 2: No-motion detection

Significant Motion Detection

The significant motion interrupt implements the interrupt required for motion detection in Android 4.3 and greater (https://source.android.com/devices/sensors/sensor-types.html#significant_motion)

A significant motion is a motion due to a change in the user location.

Examples of such significant motions are walking or biking, sitting in a moving car, coach or train, etc. Examples of situations that does typically not trigger significant motion include phone in pocket and person is stationary or phone is at rest on a table which is in normal office use.

Configuration settings

- 1. <u>SIGMO_2.enable</u> indicates if this feature is enabled or not.
- 2. <u>SIGMO_1.block_size</u> Defines the duration after which the significant motion interrupt is triggered. It is expressed in 50 Hz samples (20 ms). Default value is 0xFA=5sec.

Activity and Activity Change Recognition

The device can detect simple user activities (unknown, still, walking, running) and can send an interrupt if those are changed, e.g. from walking to running or vice versus. The interrupt is shared with step detector/step counter watermark interrupts and can be configured independently of all other interrupts to any of the interrupt lines.

- 1. The device reports changes for following activity changes by an interrupt
 - 1. Still 0
 - 2. Walking 1
 - 3. Running -2
 - 4. Unknown 3
- 2. Activity interrupt will be triggered only when there is change in status
- 3. ACT_OUT.act_out reports the activity status

During power on, activity will be unknown (0x03) and the device receives an activity change interrupt once activity is enabled, and a new activity detected. When activity is disabled, status will be changed to unknown.

Configuration settings

1. SC_26.en_activity indicates if the activity feature is enabled or not

Wrist Wear Wakeup

Wrist wear wakeup feature is designed to detect any natural way of user moving the hand to see the watch dial when wearing a classical wrist watch. The feature is intended to be used as wakeup gesture (i.e. for triggering screen-on or screen-off) in wrist wearable devices.

This feature has dependency on the device orientation in the user system. Implementation of the feature to detect gesture assumes that the sensor co-ordinate frame is aligned with the device/system co-ordinate frame. The assumed default device/system co-ordinate frame is depicted below. Please refer to section for details about axis remapping




Figure 3: Device co-ordinate system assumed for gesture detection

The feature can distinguish if the device is in one of the following two positions:

- Focus position: In this position, the arm in-front of the body and the user should be able to comfortably look at the watch dial.
- Non-focus position: In this position, the user is not able to look at the watch dial.

WR WAKEUP 3.min angle nonfocus and WR WAKEUP 2.min angle focus can be used to adjust the angle change needed to detect a wrist wear wakeup gesture. WR WAKEUP 4.max tilt_lr, WR WAKEUP 5.max tilt_ll, WR WAKEUP 6.max tilt_pd and WR WAKEUP 7.max tilt_pu can be used to define the maximum tilt angle within which device will still remain in focus position.

Table 14: Positive use-case scenarios for the wrist wear wakeup gestures

Environment	Scenario	Device initial position	User movement
Outdoor / Indoor / train / bus	Walking	Arm swinging / hand in pocket	Lifts and brings the arm in-front of the body to be able to comfortably look at the watch dial
Outdoor / Indoor	Walking / Running / Jogging	Arm swinging	Lift and bring the arm in-front of the body to be able to comfortably look at the watch dial
Outdoor / Indoor / train / bus	Sitting / Standing	Arm is down on side of the body / hand in pocket	Lifts and brings the arm in-front of the body to be able to comfortably look at the watch dial
		Arm is in-front of the body	Rolls the wrist towards the user to look at the watch dial
Indoor / train	Working with computer	Arm on table or arm rest	Rolls the wrist towards the user to look at the watch dial

Configuration Settings

- WR_WAKEUP_1.enable Enables the feature.
- <u>WR_WAKEUP_2.min_angle_focus</u> Cosine of minimum expected attitude change of the device within 1 second time window when moving within focus position.
- <u>WR_WAKEUP_3.min_angle_nonfocus</u> Cosine of minimum expected attitude change of the device within 1 second time window when moving from non-focus to focus position.
- WR WAKEUP 4.max tilt Ir Sine of the maximum allowed downward tilt angle in landscape right direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device).
- <u>WR_WAKEUP_5.max_tilt_II</u> Sine of the maximum allowed downward tilt angle in landscape left direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device).
- <u>WR_WAKEUP_6.max_tilt_pd</u> Sine of the maximum allowed backward tilt angle in portrait down direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device).
- WR WAKEUP 7.max tilt pu Sine of the maximum allowed forward tilt angle in portrait up direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device).

Wrist Wear Navigation Gesture Detector

BMI270 is designed for Wear OS by Google^{TM6} and features wrist gestures such as flick in/out, push arm down/pivot up, wrist jiggle/shake that help navigate the smartwatch. (https://support.google.com/wearos/answer/6312406?hl=en)

Flick in/out





Flick-in movement

Flick-out movement

Figure 4: Flick-in/out movement

For flick-in detection, the user must slowly turn the wrist away from the body (i.e. roll-out shown with a light-grey arrow in) and then quickly bring it back (i.e. roll-in shown with a darker-black arrow in to its original position.

For flick-out detection, the user must quickly turn the wrist away from the body (i.e. roll-out shown with a darker-black arrow in above picture) and then slowly bring it back (i.e. roll-in shown with a light-grey arrow in above picture) to its original position.


The speed of the roll-out and roll-in movements determine if the user performed a flick-in or a flick-out movement. WR GEST 3.min flick samples can be used to control the time difference between the roll-in and roll-out movement. WR GEST 2.min flick peak can be used to adjust the amount to tilt needed on the device to detect a flick gesture.

_

⁶ Wear OS by Google is a trademark of Google LLC

Push arm down/Pivot up





Push-arm-down movement


Pivot-up movement

Figure 5: Push arm-down/pivot up

For push-arm down detection, the user should hold the arm in front of the body and quickly push down and then bring it back normally to the original position.

For pivot-up detection, the user should hold the arm in front of the body and quickly pivot up and then bring it back normally to the original position.

Wrist Jiggle / Shake



Shake or jiggle movement

Figure 6: Wrist Jiggle

For a jiggle detection, the user must shake the hand quickly.

The device will detect the above mentioned gestures only when the user completes the movement within the duration defined by <u>WR_GEST_4.max_duration</u>.

Once feature is disabled, output will hold the previous value.

This feature has dependency on the device orientation in the user system. Please refer to section for details about axis remapping

Configuration settings

- WR_GEST_1.enable Enables the feature.
- WR GEST 1.wearable arm Configures the device in left (0) or right (1) arm. By default, the wearable device is assumed to be in left arm i.e. default value is 0."
- <u>WR_GEST_2.min_flick_peak</u> Sine of the minimum tilt angle in portrait down direction of the device when wrist is rolled away (roll-out) from user.
- <u>WR_GEST_3.min_flick_samples</u> Value of minimum time difference between wrist's roll-out and roll-in movement during flick gesture.
- WR_GEST_4.max_duration Maximum time within which gesture movement has to be completed.

Output details

• <u>WR_GEST_OUT.wr_gest_out</u> - 3-bits indicate type of gestures detected:

Gestures	Value
No gesture	0
Push arm down	1
Pivot up	2
Wrist shake/jiggle	3
Flick in	4
Flick out	5

Step counter/ detector (Wrist-worn)

The wrist worn step counter/detector in BMI270 is optimized for wearable applications including smartwatches/bands/fitness trackers, among others. The stepcounter algorithm is optimized for high accuracy in wrist use-case applications, while Step Detector is optimized for low latency.

Table 15: Step counter Configuration

Configuration					
Parameters	Wrist				
SC_1.param_1	301				
SC_2.param_2	31700				
SC_3.param_3	315				
SC_4.param_4	31451				
SC_5.param_5 (STEP_BUFFER_SIZE)	4				
SC_6.param_6	31551				
SC_7.param_7	27853				
SC_8.param_8	1219				
SC_9.param_9	2437				
SC_10.param_10	1219				
SC_11.param_11	-6420				
SC_12.param_12	17932				
SC_13.param_13	1				
SC_14.param_14	39				
SC_15.param_15	25				
SC_16.param_16	150				
SC_17.param_17	160				
SC_18.param_18	1				
SC_19.param_19	12				
SC_20.param_20	15600				
SC_21.param_21	256				
SC_22.param_22	1				
SC_23.param_23	3				
SC_24.param_24	1				
SC_25.param_25	14				

- 1. <u>SC_26.watermark_level</u> watermark level; the step counter will trigger output every time specific number of steps are counted
- 2. <u>SC 26.reset_counter</u> flag to reset the counted steps. Step count value can be reset only when any one of features mentioned in this register is enabled.
- 3. <u>SC_26.en_counter</u> indicates if the Step Counter feature is enabled or not.
- 4. SC_26.en_detector indicates if the Step Detector feature is enabled or not.
- 5. SC_26.en_activity indicates if the activity feature is enabled or not
- 6. SC 1.param 1 to SC 25.param 25 there are 25 parameters, which can customize the sensitivity of the Step Counter and Detector.

4.9. General Interrupt Pin Configuration

Electrical Interrupt Pin Behavior

Both interrupt pins PIN1 and PIN2 can be configured to show the desired electrical behavior. Interrupt pins can be enabled in INT1_IO_CTRL.output_en. The characteristic of the output driver of the interrupt pins may be configured with bits INT1_IO_CTRL.od and INT1_IO_CTRL.od and INT1_IO_CTRL.od. By setting these bits to 0b1, the output driver shows open-drive characteristic, by setting the configuration bits to 0b0, the output driver shows push-pull characteristic.

The electrical behavior of the Interrupt pins, whenever an interrupt is triggered, can be configured as either "active-high" or "active-low" via INT1 IO CTRL.IVI respectively INT2 IO CTRL.IVI.

Both interrupt pins can be configured as input pins via INT1_IO_CTRL.input_en respectively INT2_IO_CTRL.input_en. This is necessary when FIFO tag feature is used (see Section 4.7 "FIFO synchronization with external interrupts"). If both are enabled, the input (e.g. marking FIFO) is driven by the interrupt output.

The device supports edge and level triggered interrupt inputs, this can be configured through FIFO CONFIG1.fifo tag int1 en and FIFO CONFIG1.fifo tag int2 en.

The device supports non-latched and latched interrupts modes for data ready, FIFO watermark, FIFO full, error, and the advanced feature interrupts. The mode is selected by INT_LATCH.int_latch.

In latched mode an asserted interrupt status in INT_STATUS_0 (advanced feature interrupts) or INT_STATUS_1 (data ready, FIFO and error interrupts) and the selected pin are reset if the corresponding status register is read. If the interrupt activation condition still holds when the interrupt is reset, the interrupt status and pin are asserted again. If more than one interrupt pin is used in latched mode, all interrupts in INT_STATUS_0 should be mapped to one interrupt pin and all interrupts in INT_STATUS_1 should be mapped to the other interrupt pin. If just one interrupt pin is used all interrupts may be mapped to this interrupt pin.

In the non-latched mode the selected pin are reset as soon as the activation condition is not valid anymore. The interrupt status bits are active until read by the host.

Interrupt Pin Mapping

The data ready, FIFO watermark, FIFO full, error, and the advanced feature interrupts are mapped to the external INT1 or INT2 pins by setting the corresponding bits in the Registers INT MAP DATA, INT1 MAP FEAT and INT2 MAP FEAT. To unmap these interrupts, the corresponding bits must be reset.

Once an interrupt triggered the output pin, the host can derive the source of the interrupt of the corresponding status bit in the Register: INT STATUS 0 and INT STATUS 1.

4.10. Auxiliary Sensor Interface

The auxiliary interface allows to attach one auxiliary sensor (AUX, e.g. magnetometer) on the secondary interface of the device as shown in the figure below.




Figure 7: 9-DOF Solution w/ magnetometer (AUX) connected to the 2nd I/F

Structure and Concept

The device controls the data acquisition of the auxiliary sensor and presents the data to the application processor through the primary I2C or SPI interface. No other I2C master or slave devices must be attached to the auxiliary sensor interface.

The device autonomously reads the sensor data from a compatible auxiliary sensor without intervention of the application processor and stores the data in its data registers and FIFO. The initial setup of the auxiliary sensor after power-on is done through indirect addressing, see Section 4.10 for details.

The main benefits of the auxiliary sensor interface are

- Synchronization of sensor data of auxiliary sensor and accelerometer. This results in an improved sensor data fusion quality.
- Usage of the device FIFO for auxiliary sensor data (BMM150 does not have a FIFO). This is important for monitoring applications.

Interface Control

The auxiliary sensor functionality is supported only if an AUX sensor is connected according to Section 7.3 and the auxiliary interface is configured for the auxiliary sensor operation by PWR_CTRL.aux_en=0b1. If the auxiliary interface is not used for auxiliary sensor operation, then the auxiliary sensor interface must remain disabled by setting PWR_CTRL.aux_en=0b0 (default).

To change the power mode of the auxiliary sensor, both the power mode of the auxiliary interface and the auxiliary sensor part needs to be changed, e.g. to set the auxiliary sensor to suspend mode:

• The auxiliary sensor part itself must be put into suspend mode by writing the respective configuration bits of the auxiliary sensor part. The power mode of the auxiliary sensor part is controlled by setting the device auxiliary sensor interface into manual mode by AUX IF CONF.aux manual en=0b1 and then communicating with the auxiliary sensor part

- through the device registers <u>AUX_RD_ADDR</u>, <u>AUX_WR_ADDR</u>, and <u>AUX_WR_DATA</u>. For details see Section 4.10
- Set the auxiliary sensor interface to suspend in Register <u>PWR_CTRL.aux_en</u>=0b0. Changing
 the auxiliary sensor interface power mode to suspend does not imply any mode change in the
 auxiliary sensor.

Interface Configuration

The configuration registers that control the auxiliary sensor interface operation, are only affecting the interface to the auxiliary sensor, not the configuration of the sensor itself (this must be done in setup mode).

There are three basis configurations of the auxiliary sensor interface:

- No auxiliary sensor access
- Setup mode: Auxiliary sensor access in manual mode
- Data mode: Auxiliary sensor access through hardware readout loop.

The setup of the auxiliary sensor itself must be done through the primary interface using indirect addressing in setup mode. When collecting sensor data, the device autonomously triggers the measurement of the auxiliary sensor using the auxiliary sensor forced mode and the data readout from the auxiliary sensor (data mode).

In setup mode, the auxiliary sensor may be configured and trim data may be read out from the auxiliary sensor. In the data mode the auxiliary sensor data are continuously copied into the device's registers and may be read out from the device directly over the primary interface. For a BMM150 magnetometer, these are the auxiliary sensor data itself and Hall resistance, temperature is not required. The table below shows how to configure these three modes using the registers PWR CTRL, and AUX IF CONF.aux manual en.

Mode	AUX_IF_CONF.aux_ manual_en	FWR_CONF.adv _power_save	PWR_CTRL.aux_en
No auxiliary sensor access	1	1	0
Setup mode	1	0	0
Data mode	0	X	1

<u>IF_CONF.aux_en</u> enables (disables) the auxiliary sensor interface. The auxiliary sensor interface operates at 400 kHz. This results in an I2C readout delay of about 250 us for 10 bytes of data.

Setup mode (AUX_IF_CONF.aux_manual_en =0b1)


Through the primary interface the auxiliary sensor may be accessed using indirect addressing through the AUX_* registers. AUX_RD_ADDR and AUX_WR_ADDR define the address of the register to read/write in the auxiliary sensor register map and triggers the operation itself, when the auxiliary sensor interface is enabled through PWR_CTRL.aux_en.

For reads, the number of data bytes defined in <u>AUX_IF_CONF.aux_rd_burst</u> are read from the auxiliary sensor and written into the device Register <u>DATA_0</u> to <u>DATA_7</u>. For writes only single bytes are written, independent of the settings in <u>AUX_IF_CONF.aux_rd_burst</u>. The data for the I2C write to auxiliary sensor must be stored in <u>AUX_WR_DATA</u> before the auxiliary sensor register address is written into <u>AUX_WR_ADDR</u>.


When a read or write operation is triggered by writing to <u>AUX_RD_ADDR</u> and <u>AUX_WR_ADDR</u>, <u>STATUS.aux_busy</u> is set and it is reset when the operation is completed. For reads the <u>DATA_0</u> to <u>DATA_7</u> contains the read data, for writes <u>AUX_WR_DATA</u> may be overwritten again.

Configuration phase of the auxiliary sensor.

Example: Read bytes 5 and 6 of auxiliary sensor



Example: Write 0xEF into byte 3 of auxiliary sensor



Data mode (AUX_IF_CONF.aux_manual_en=0)

<u>AUX_RD_ADDR.read_addr</u> defines the address of the data register from which to read the number of data bytes configured in <u>AUX_IF_CONF.aux_rd_burst</u> from AUX_0... AUX_7 data of the auxiliary sensor. These data are stored in the <u>DATA_0</u> up to <u>DATA_7</u> register. the device uses bit 0 of the <u>DATA_6</u> register to determine the data ready status.

The data ready interrupt fires whenever a new data sample set from the AUX sensor is available in Registers <u>DATA 0</u> to <u>DATA 7</u>. This allows a low latency data readout. In non-latched mode, the interrupt are cleared automatically after 1/(6400Hz). If this automatic clearance is unwanted, please use latched mode (see Section 4.9). The flag <u>INT STATUS 1.aux drdy int is cleared when the register INT STATUS 1 is read.</u> The flag <u>STATUS.drdy aux is cleared when the Registers DATA 0</u> to <u>DATA 7</u> are read.

To enable the data ready interrupt please map it on the desired INT pin via INT_MAP_DATA.

AUX WR_ADDR.write_addr defines the register address of auxiliary sensor to start a measurement in forced mode in the auxiliary sensor register map. During read and write operations STATUS.aux_busy is set and it is reset, when the operation is completed. The delay (time offset) between triggering an auxiliary sensor measurement and reading the measurement data is specified in AUX_CONF.aux_offset. Reading of the data is done in a single I2C read operation with a burst length specified in AUX_IF_CONF.aux_rd_burst. For BMM150 AUX_IF_CONF.aux_rd_burst is set to a value lower than 8 bytes, the remaining auxiliary sensor data in the Register DATA_0 to DATA_7 and the FIFO are undefined.

It is recommended to disable the auxiliary sensor interface (IF_CONF.aux_en=0b0) before setting up AUX_WR_ADDR.write_addr for the data mode. This does not put the auxiliary sensor itself into suspend mode but avoids gathering unwanted data during this phase. Afterwards the auxiliary sensor interface can be enabled (IF_CONF.aux_en=0b1) again.

Delay (Time Offset)

The device supports starting the measurement of the sensor at the auxiliary sensor interface between 2.5 and 37.5 ms before the Register DATA are updated. This offset is defined in <u>AUX_CONF.aux_offset</u>. If set to 0b0, the measurement is done right after the last Register DATA update, therefore this measurement will be included in the next register DATA update.

4.11. OIS Interface

The device includes a secondary interface (see Section 6.6 for further details). This may be configured as a dedicated OIS interface. The OIS interface supports phone architectures which share a IMU for a regular host interface (HMI, activity recognition and gesture recognition, PDR) and for optical image stabilization (OIS) at the same time. The OIS interface is a second SPI slave interface, see Section 7.4 for detailed connection diagrams.

The OIS controller has access to low latency accelerometer and gyroscope data through the OIS interface. This is independent of the settings on the host interface e.g. any settings in the Registers ACC_CONF and GYR_CONF will not influence the OIS interface, it remains always in the minimum group delay configuration. With the exception of GYR_CONF.gyr_noise_perf which trades power and noise performance globally for both interfaces, i.e. noise may be reduced w/o compromising group delay.

The use-case for this data is to stabilize photo and video images by real time motion compensation of the camera lenses.




Figure 8: OIS interface

*) supported by the marked leading providers of OIS controllers.

By default, the OIS interface is in disabled state. If the system design requires an OIS interface, the host enables it by IF_CONF.ois_en=0b1. If the OIS interface is enabled the sensors may be controlled both throught the host controller and the OIS controller. The OIS controller has access to a dedicated OIS register map.

Table 16: OIS Register Map

OIS Register Map

0x00

read/write	read only	write only	reserved
------------	-----------	------------	----------

Register Address	Register Name	Default		ld: #ai260aa#flow#dig#reg-ipxact#BAI260_AddrMap_Shellxml,v 114 2018-02-02 09:23:38+01 rio1rt Ex						
	Ivaille	Value	7	6	5	4	3	2	1	0
0x7F			reserved							
						rese	erved			
0x41						rese	erved			
0x40	OIS_CRTL	0x00	acc_en	gyr_en			rese	rved		
0x3F		0x00				rese	erved			
		0x01				rese	erved			
0x18		0x00				rese	erved			
0x17	OIS_DATA_11	0x00				gyr_z	15_8			
0x16	OIS DATA 10	0x00		gyr_z_7_0						
0x15	OIS_DATA_9	0x00	gyr_y_15_8							
0x14	OIS_DATA_8	0x00	gyr_y_7_0							
0x13	OIS_DATA_7	0x00		gyr_x_15_8						
0x12	OIS DATA 6	0x00	gyr_x_7_0							
0x11	OIS DATA 5	0x00	acc_z_15_8							
0x10	OIS_DATA_4	0x00		acc_z_7_0						
0x0F	OIS DATA 3	0x00	acc_y_15_8							
0x0E	OIS DATA 2	0x00	acc_y_7_0							
0x0D	OIS_DATA_1	0x00	acc_x_15_8							
0x0C	OIS DATA 0	0x00	acc_x_7_0							
0x0B		0x00	reserved							
		-	reserved							

reserved

Register (0x0C..0x17) OIS_DATA_0..11

DESCRIPTION:These 12 registers publish accelerometer and gyroscope data. The register map layout is identical to the host register map (see Section Error! Reference source not found., Registers HYPERLINK \I "DATA_8" DATA 8 ... DATA 19). The registers of both register maps are separate instances and thus their content is not a simple copy of each other. The OIS registers provide output data of a separate low latency datapath.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0C0x17		OIS_DATA_011		0x00	
	70		acc_x_7_0 to gyr_z_15_8	0x0	R

Register (0x40) OIS_CRTL

DESCRIPTION: controls the IMU through the OIS interface

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1E		OIS_CRTL		0x00	
	7	acc_en	Enables accelerometer via OIS interface in registers OIS_DATA_0 till OIS_DATA_5 with minimum group delay @ 1.6KHz ODR	0x0	RW
	6	gyr_en	Enables gyroscope via OIS interface in registers OIS_DATA_6 till OIS_DATA_11 with minimum group delay @ 6.4KHz ODR	0x0	RW

4.12. Sensor Self-Test

Accelerometer

Activating the self-test results in a static offset of the acceleration data. Any external acceleration or gravitational force applied to the sensor during active self-test will be observed in the output as a superposition of both acceleration and self-test signal.

The recommended self test procedure is as follows:

- 1. Enable accelerometer with register PWR CTRL.acc en=1b1.
- 2. Set ±8g range in register ACC_RANGE.acc_range
- 3. Set self test amplitude to high by setting ACC_SELF_TEST.acc_self_test_amp = 1b1
- 4. Set <u>ACC_CONF.acc_odr=1600Hz</u>, Continuous sampling mode, <u>ACC_CONF.acc_bwp=norm_avg4</u>, <u>ACC_CONF.acc_filter_perf=1b1</u>.
- 5. Wait for > 2 ms
- 6. Set <u>positive</u> self-test polarity (<u>ACC_SELF_TEST.acc_self_test_sign</u> = 1b1)
- 7. Enable self-test ACC_SELF_TEST.acc_self_test_en = 1b1
- 8. Wait for > 50ms
- 9. Read and store positive acceleration value of each axis from registers DATA_8 to DATA_13
- 10. Set <u>negative</u> self-test polarity <u>ACC_SELF_TEST.acc_self_test_sign</u> = 1b0)
- 11. Enable self-test ACC_SELF_TEST.acc_self_test_en = 1b1
- 12. Wait for > 50ms
- 13. Read and store negative acceleration value of each axis from registers DATA 8 to DATA 13
- 14. Calculate difference of positive and negative acceleration values and compare against minimum difference signal values defined in the table below
- 15. Disable self-test ACC SELF TEST.acc self test en = 1b0

The table below shows the minimum differences for each axis in order for the self test to pass. The actually measured signal differences can be significantly larger.

Self-test: Resulting minimum difference signal

	x-axis signal	y-axis signal	z-axis signal
Accelerometer	> +16g	< -15g	> +10g

It is recommended to perform a reset of the device after a self-test has been performed. If the reset cannot be performed, the following sequence must be kept to prevent unwanted interrupt generation: disable interrupts, change parameters of interrupts, wait for at least 50ms, and enable desired interrupts.

Gyroscope

The gyroscope self-test consists of independent parts, a drive test, a sense test, and a datapath test.

To perform a gyroscope self-test

- 1. Issue a soft-reset (see Section 4.17) or a power-on reset (POR) (see Section 4.4)
- 2. Initialize device (see Section 4.4)
- 3. Disable APS PWR_CONF.adv_power_save=0b0 and wait for 450us
- 4. Enable accelerometer PWR CTRL.acc en=0b1
- 5. Ensure that the device is at rest during self-test execution
- 6. Send g trigger command using the register CMD
- 7. Self-test is complete, after the device sets GYR SELF TEST AXES.gyr st axes done=0b1
- 8. GYR GAIN STATUS.g trig status reports a successful self-test or execution errors
- 9. The test passed if all axes report the status "ok" by GYR SELF TEST AXES.gyr axis [xyz] ok=0b1.

During the gyroscope self-test described above and at every gyroscope startup, i.e.:

- PWR_CTRL.gyr_en: 0b0->0b1 and PWR_CONF.fup_en==0b0
- PWR CONF.fup en: 0b0->0b1 and PWR CTRL.gyr en==0b0

a drive test is automatically performed and if it fails it is reported through <u>ERR_REG.fatal_err</u> latest after 320 ms.

4.13. Offset Compensation

Accelerometer

The device offers manual compensation as well as inline calibration.

Offset compensation is performed with pre-filtered data, and the offset is then applied to both, pre-filtered and filtered data. If necessary the result of this computation is saturated to prevent any overflow errors (the smallest or biggest possible value is set, depending on the sign).

The offset compensation Registers OFFSET_0 to OFFSET_2 are images of the corresponding registers in the NVM. With each image update the contents of the NVM registers are written to the public registers. The public registers can be overwritten by the user at any time.

The offset compensation registers have a width of 8 bit using two's complement notation. The offset resolution (LSB) is 3.9 mg and the offset range is +- 0.5 g. Both are independent of the range setting. Offset compensation needs to be enabled through NV CONF.acc off en = 0b1

Manual Offset Compensation

The contents of the public compensation Register OFFSET_0 to OFFSET_2 may be set manually via the digital interface. After modifying the Register OFFSET_0 to OFFSET_2 the next data sample is not valid.

Offset compensation needs to be enabled through NV CONF.acc off en.

Fast Offset Compensation FOC (Semi-Automatic Offset Compensation)

For certain applications, it is often desirable to calibrate the offset once and to store the compensation values permanently. This can be achieved by using manual offset compensation to determine the proper compensation values and then storing these values permanently in the NVM.

Each time the device is reset, the compensation values are loaded from the non-volatile memory into the image registers and used for offset compensation.

Gyroscope

Manual Offset Compensation

The contents of the compensation Register OFFSET_3 to OFFSET_6 may be set manually via the digital interface. After modifying the Register OFFSET_3 to OFFSET_6 the next data sample is not valid.

Offset compensation needs to be enabled through OFFSET_6.gyr_off_en.

Fast Offset Compensation FOC (Semi-Automatic Offset Compensation)

For certain applications, it is often desirable to calibrate the offset once and to store the compensation values permanently. This can be achieved by using manual offset compensation to determine the proper compensation values and then storing these values permanently in the NVM.

Each time the device is reset, the compensation values are loaded from the non-volatile memory into the image registers and used for offset compensation.

In-use Offset Compensation IOC (Full-Automatic Offset Compensation)

MEMS devices typically show offset drifts due to thermomechanical stress effects within the application, the use-case or over lifetime. To compensate such potential drifts the device offers an in-use offset compensation (IOC), which operates fully autonomeous without any necessary host interaction and in parallel to the normal device operation.

The host can choose to use either the built-in full automatic IOC feature to compensate the gyroscope offset in registers OFFSET 3 ... OFFSET 6 or control these registers manually. This is controlled by the Register GEN_SET_1.gyr_self_off.

The device will update the gyroscope offset registers automatically if all of the following conditions are met (host should not update the registers OFFSET_3 ... OFFSET_6 when this feature is enabled):

- Bit GEN SET 1.gyr self off is 1
- Bit OFFSET 6.gyr off en is 1
- · Accelerometer is enabled from either primary or OIS interface
- Gyroscope is enabled from primary interface
- Gyroscope is disabled from OIS interface

If any one of the above conditions are not met, then the feature is disabled. In this case, host can update the gyroscope offset registers. The recommended way to disable this feature is to clear the <u>GEN_SET_1.gyr_self_off</u> bit to 0.

4.14. Sensitivity Error Compensation

Accelerometer

The device supports an ultra low sensitivity (gain) compensation already by design. Refer to Section 1.

Gyroscope

The device supports sensitivity (gain) compensation (e.g. to compensate for a soldering drift). This can be done either manually by rotating the device and comparing against a known reference or can be done motionless using *Component Retrim*.

Manual SENS Error Compensation

The device supports correcting the sensitivity difference, with respect to the reference system using manual SENS error compensation. Assuming the offset of the gyro is compensated, gain compensation is enabled (OFFSET6.gyr gain en=0b1) and the gyroscope reports $\underline{\omega}_m$, whereas the reference system reports $\underline{\omega}_r$, the host must supply the rate ratios $\omega_{r[x-2]}/\omega_{m[x-2]}$ in the Registers GYR_GAIN_UPD [1-3].

The encoding is given by

- a. Bit width = 11 bits (FxP representation is 1.10)
- b. Resolution = $0.0009765 = 2^{-10}$ (i.e. 0.09765% i.e. <0.1%)
- c. Range = 0.75 .. 1.25 (i.e. 1 +- 25%) e.g. 1+25% = 1.25 is represented as

	٠.۶	. 1.2070	1.20 13	Срісосії	Ju us					
b10	b 9	b8	b7	b 6	b5	b4	b3	b2	b1	b0
1	0	1	0	0	0	0	0	0	0	0
	e.g.	. 1+0.0976	65% = 1.0	0009765	is represe	ented as				
b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
1	0	0	0	0	0	0	0	0	0	1
	e.g	. 1-0.0976	65% = 0.9	990234 i	s represe	nted as				
b10	b 9	b8	b7	b6	b5	b4	b3	b2	b1	b0
0	1	1	1	1	1	1	1	1	1	1
	e.g.	. 1-25% =	0.75 is r	epresente	d as					
b10	b 9	b8	b7	b6	b5	b4	b3	b2	b1	b0
0	1	1	0	0	0	0	0	0	0	0

The host must enable the update operation via Register GYR GAIN UPD 3.enable =0b1 and disable the gyroscope (PWR CTRL.gyr en =0b0) before triggering the manual SENS error compensation operation via issuing a command usr gain to the Register CMD. After GYR GAIN UPD 3.enable bit gets cleared, the operation is completed, and the host can reenable the gyroscope (PWR CTRL.gyr en =0b1)

In case the compensation reaches the compensation range limit, the device reports this through Register ${\sf GYR}$ ${\sf GAIN}$ ${\sf STATUS}$.

This compensated sensitivity value may be retained over power cycles by storing it in NVM, see Section 4.15 for details.

Component ReTrimming Feature CRT (Fast, motionless SENS Error Compensation)

For motionless SENS error compensation (CRT) the following flow needs to be executed:

- 1. Issue a soft-reset (see Section 4.17) or a power-on reset (POR) (see Section 4.4)
- 2. Initialize device (see Section 4.4)
- 3. Disable APS PWR_CONF.adv_power_save=0b0 and wait for 450us
- 4. Enable accelerometer PWR_CTRL.acc_en=0b1
- 5. Ensure that the device is at rest during CRT execution
- 6. Set GYR CRT CONF.crt running=0b1
- 7. Set G TRIG 1.select=1
- 8. Set G TRIG 1.block=0
- 9. Send g_trigger command using the register CMD
- 10. CRT is complete, after the device sets GYR_CRT_CONF.crt_running=0b0
- 11. GYR GAIN STATUS g trig status reports a succesful CRT run or execution errors
- 12. Optionally, the new gyroscope gain values can be programmed to NVM. See Section 4.15 for details about NVM programming.
- 13. The new gain values are applied automatically at the next start of the gyroscope.

If the device detects motion during the CRT flow, the operation is aborted and the gain remains unchanged. If CRT is abort, Register GYR_GAIN_STATUS.g_trig_status_will be set to 0x03.

CRT may run in the full operating temperature range. We recommend to run CRT at the operating temperature of the device. The sensitivity error is typically minimal at the temperature CRT was performed at.

We recommend performing CRT according the description above for one-time CRT calibration. Both one-time and repeated CRT is supported by the device. For a description how to perform repeated CRT during device operation without resetting and re-initializing the device, see application note "Component ReTrimming for the BMI260 Family" BST-BMI260-AN002-00.

4.15. Non-Volatile Memory

The registers <u>NV_CONF</u>, <u>OFFSET_0</u> to <u>OFFSET_6</u>, <u>AUX_IF_TRIM</u>, and <u>DRV</u> have an NVM backup which are accessible by the user. In addition, the registers for the sensitivity error compensation for the gyroscope are included in the NVM backup (see Section 4.14).

The content of the NVM is loaded to the image registers after a reset (either POR or softreset). As long as the image update is in progress, STATUS.cmd rdy is 0b0, otherwise it is 0b1.

The image registers can be read and written like any other register.

Writing to the NVM is a 4-step procedure:

- 1. Set PWR_CONF.adv_power_save = 0b0
- 2. Write the new contents to the image registers.
- 3. Prepare NVM write by setting GEN_SET_1.nvm_prog_prep =0b1
- 4. Wait 40 ms
- 5. Write 0b1 to bit NVM_CONF.nvm_prog_en in order to unlock the NVM.
- 6. Write *prog_nvm* to the <u>CMD</u> register to trigger the write process.

Writing to the NVM always renews the entire NVM contents and is limited in write cycles. It is possible to check the write status by reading <u>STATUS.cmd_rdy</u>. While <u>STATUS.cmd_rdy</u> = 0b0, the write process is still in progress; when <u>STATUS.cmd_rdy</u> = 0b1, writing is completed. An NVM write cycle can only be initiated, if <u>PWR_CONF.adv_power_save</u> = 0b0.

Until boot phase is finished (after POR or softreset), the serial interface is not operational. The NVM shadow registers must not be accessed during an ongoing NVM command (initiated through the Register CMD). In all other cases, register can be read or written.

As long as an NVM read (during sensor boot and soft reset) or an NVM write is ongoing, writes to sensor registers are discarded, reads return the Register <u>STATUS</u> independent of the read address.

4.16. Error Reporting

Device errors during operation are reported through the registers ERR_REG (hardware errors), EVENT (POR and invalid configuration events), INTERNAL_STATUS (initialization and invalid configuration), and INTERNAL_ERROR (unexpected behavior). Reserved bits in the error registers are for Bosch Sensortec internal purposes and can be ignored savely.

The register <u>ERR_REG_MSK</u> controls which bits in Register <u>ERR_REG</u> trigger an interrupt. Register <u>INT_MAP_DATA.err_int1</u> and <u>INT_MAP_DATA.err_int2</u> defines on which interrupt pin, the error interrupt is mapped.

Illegal settings in configuration registers <u>ACC_CONF</u> and <u>GYR_CONF</u> will result in an error code in Register <u>EVENT</u>. The content of the data register is undefined.

Sensor Self-Test errors are covered in Section 4.12.

4.17. Soft-Reset

A softreset can be initiated at any time by writing the command *softreset* (0xB6) to register <u>CMD</u>. The softreset performs a fundamental reset to the device which is largely equivalent to a power cycle. Following a delay, all user configuration settings are overwritten with their default state (setting stored in the NVM) wherever applicable. This command is functional in all operation modes but must not be performed while NVM writing operation is in progress.

5. Register Description

5.1. General Remarks

This section contains register definitions. REG[x]<y> denotes bit y in byte x in register REG. Val(Name) is the value contained in the register interpreted as non-negative binary number. When writing to reserved bits, '0' should be written if not stated different.

For most of the registers auto address increment applies for, with the exception of the registers below, which trap the address:

- FIFO DATA
- INIT_DATA

Register read from a burst read must remain consistent. In order to ensure this, when a read starts in one register of a group, the registers in this group are shadowed:

- STATUS, DATA, SENSORTIME_X, TEMPERATURE_X, SC_OUT_X, FIFO_LENGTH_X
- FEATURES

5.2. Register Map

	read/write			read only	/	W	rite only		reserve	d
										_
D		D-4								
Regi ster	Register	Def ault								
Add	Name	Val	7	6	5	4	3	2	1	0
ress		ue								
0x7	0115	0x0								
Е	<u>CMD</u>	0					cmd			
0x7	PWR_CTRL	0x0		rese	erved		temp en	acc en	gyr en	auv en
D	FWK_CTKL	0		1656			temp_en	acc_en	gyr_en	aux_en
0x7	PWR_CONF	0x0			reserved	1		fup_en	fifo_self_	adv_pow
С		3							wake_up	er_save
0x7 B	-	-				re	served			
	-	-		reserved						
0x78	-	-		reserved						
0x77	OFFSET_6	0x0 0	gyr_gain en	r_gain gyr_off_e gyr_usr_off_z_9_8 gyr_usr_off_y_9_8 gyr_usr_off_y						off_x_9_8
0.70	055055.5	0x0								
0x76	OFFSET_5	0				gyr_us	r_off_z_7_0			
0x75	OFFSET 4	0x0				avr ue	r_off_y_7_0			
0.773	<u>0113L1_4</u>	0				gyi_us	1_011_y_1_0			
0x74	OFFSET_3	0x0 0				gyr_us	r_off_x_7_0			
0x73	OFFSET 2	0x0				off	_acc_z			
		0 0x0								
0x72	OFFSET 1	0				off	_acc_y			
		0x0								
0x71	OFFSET_0	0				off	_acc_x			
0.70	NIV CONF	0x0			mund		200 64 24	i2c_wdt_e	i2c_wdt_	oni on
0x70	NV_CONF	0		rese	erved		acc_off_en	n	sel	spi_en
0x6	_	_				re	served			
F										
0x6	GYR SELF	0x0		rese	erved		gyr_axis_z_	gyr_axis_	gyr_axis_	gyr_st_ax
E	TEST_AXES	0					ok	y_ok	x_ok	es_done
0x6 D	ACC_SELF_T EST	0x0 0		reserved acc_self_test acc_self_t res					reserved	acc_self_
0x6	<u>E31</u>	0xF	io_pad_i	_amp est_sig				esi_sigii		test_en
C	DRV	F	10_pad_1							
0x6		0x0								
В	IF_CONF	0	reserved aux_en ois_en reserved spi3_ois spi3					spi3		
0x6	NIVAA OONE	0x0		nvm_pro						
Α	NVM_CONF	0			re	served			g_en	reserved

0x69	GYR_CRT_C ONF	0x0 0		reserved rdy_for_dl crt_runnin g reserved						
0x68	AUX IF TRI M	0x0 1		reserved spare3 asda_pupsel						
0x67	-	-				res	served			
		-				res	served			
0x60	-	-				res	served			
0x5	INTERNAL E	0x0				feat_eng_				
F	RROR	0		reserved		disabled	reserved	int_err_2	int_err_1	reserved
0x5	INUT DATA	0x0					-1-4-			
Е	<u>INIT_DATA</u>	0		data						
0x5	_	_		reserved						
D	•	_		reserved						
0x5	INIT_ADDR	0x0		base_11_4						
С	<u>1</u>	0				Das	e_11_4			
0x5	INIT_ADDR	0x0		rocc	erved			base_	n 2	
В	<u>0</u>	0		1686	ei veu			base_	<u></u>	
0x5	_	_		reserved						
Α	-			reserved						
0x59	INIT_CTRL	0x0 0		init_ctrl						
0x58	INT_MAP_DA TA	0x0 0	err_int2	r_int2 drdy_int2 fwm_int2 ffull_int2 err_int1 drdy_int1 fwm_int1 ffull_ir						ffull_int1
0x57	INT2_MAP_F	0x0	reserved	any_moti no_motio wrist_ges wrist_wear_ activity_o step_cou				sig_motio		
	<u>EAT</u>	0		on_out	n_out	ture_out	wakeup_out	ut	nter_out	n_out
0x56	INT1 MAP F	0x0	reserved	any_moti	no_motio	wrist_ges	wrist_wear_	activity_o	step_cou	sig_motio
	<u>EAT</u>	0		on_out	n_out	ture_out	wakeup_out	ut	nter_out	n_out
0x55	INT_LATCH	0x0 0				reserved	I			int_latch
0x54	INT2 IO CT	0x0		reserved		input_en	output_en	od	lvl	reserved
	RL	0								
0x53	INT1_IO_CT	0x0		reserved		input_en	output_en	od	lvl	reserved
	RL ERR REG M	0 0x0								
0x52		0	aux_err	fifo_err	reserved		internal	_err		fatal_err
0x51	<u>SK</u> -	-				ro	served			
0x50	-	-					served			
0x30	AUX WR_DA	0x0				16:	oor vod			
F	TA	2				writ	te_data			
0x4	AUX WR AD	0x4								
E E	DR	C				writ	te_addr			
0x4	AUX RD AD	0x4								
D	DR	2		read_addr						
0x4	AUX IF CON	0x8	aux_ma	aux_fcu_						
C	<u>F</u>	3	nual_en	write_en	rese	rved	man_rd_	burst	aux_rd	l_burst
0x4		0x2								
В	AUX DEV ID	0		i2c_device_addr reserved						
0x4	0.47117	0x0								
Α	SATURATION	0	rese	rved	gyr_z	gyr_y	gyr_x	acc_z	acc_y	acc_x

		ı								
0x49	FIFO_CONFI G 1	0x1 0	fifo_gyr_ en	fifo_acc_ en	fifo_aux_ en	fifo_head er_en	fifo_tag_ir	nt2_en	fifo_tag	_int1_en
0x48	FIFO_CONFI	0x0			re	served			fifo_time_	fifo_stop_
	<u>G_0</u>	2 0x0							en	on_full
0x47	FIFO_WTM_1	2		reserved			fifo_wa	ater_mark_1	2_8	
0x46	FIFO_WTM_0	0x0 0				fifo_wate	er_mark_7_0			
0x45	FIFO_DOWN S	0x8 8	acc_fifo_ filt_data	a	cc_fifo_dowr	ns	gyr_fifo_filt_ data	g	yr_fifo_dowr	ıs
0x44	AUX_CONF	0x4 6	_	aux_	offset			aux_o	odr	
0x43	GYR_RANGE	0x0 0		rese	erved		ois_range		gyr_range	
0x42	GYR_CONF	0xA 9	gyr_filter _perf	gyr_nois e_perf	gyr_	bwp		gyr_o	dr	
0x41	ACC_RANGE	0x0 2	_,,,,	reserved acc_range					ange	
0x40	ACC_CONF	0xA 8	acc_filter _perf		acc_bwp			acc_o	odr	
0x3	FEATURES[1	0x0								
F	<u>5]</u>	0								
•••		-		features_in_out						
0x30	FEATURES[0	0x0 0								
0x2 F	FEAT_PAGE	0x0 0			reserved	ı			page	
0x2 E	-	-				re	served			
	-	-				re	served			
0x27		-					served			
0x26	FIFO_DATA	0x0 0				fife	o_data			
0x25	FIFO_LENGT H 1	0x0 0	rese	rved			fifo_byte_cou	nter_13_8		
0x24	FIFO LENGT H 0	0x0 0				fifo_byte	_counter_7_0			
0x23	TEMPERATU RE 1	0x8 0				tmp_c	data_15_8			
0x22	TEMPERATU RE 0	0x0 0			tmp_data_7_0					
0x21	INTERNAL S TATUS	0x0 0	Reserve d	odr_50hz _error	axes_rem Reserved message					
0x20	WR GEST A CT	0x0 0	4	reserved						
0x1 F	SC OUT 1	0x0 0		byte_1						
0x1 E	SC_OUT_0	0x0 0		byte_0						
_										

		I									
0x1 D	INT_STATUS 1	0x0 0	acc_drdy _int	gyr_drdy _int	aux_drdy _int	res	served	err_int	fwm_int	ffull_int	
0x1	INT STATUS	0x0		any_moti	no_motio	wrist_ges	wrist_wear_	activity_o	step_cou	sig_motio	
С	_0	0	reserved	on_out	n_out	ture_out	wakeup_out	ut	nter_out	n_out	
0x1	_	0x0				_				por_detec	
В	<u>EVENT</u>	1		reserved			error_code		reserved	ted	
0x1	<u>SENSORTIM</u>	0x0		sensor_time_23_16							
Α	<u>E_2</u>	0									
0x19	<u>SENSORTIM</u>	0x0				sensor	_time_15_8				
	E_1 SENSORTIM	0 0x0									
0x18	E 0	0				sensor	r_time_7_0				
	_	0x0									
0x17	<u>DATA_19</u>	0				gyr ₋	_z_15_8				
0.10	DATA 10	0x0					70				
0x16	DATA_18	0		gyr_z_7_0							
0x15	DATA 17	0x0				gvr	v 15 8				
0/120	<u>Draire</u>	0		gyr_y_15_8							
0x14	<u>DATA 16</u>	0x0				gyr	r_y_7_0				
	_	0									
0x13	<u>DATA_15</u>	0x0 0				gyr.	_x_15_8				
		0x0									
0x12	<u>DATA_14</u>	0				gyr	r_x_7_0				
0.44	DATA 40	0x0					45.0				
0x11	<u>DATA_13</u>	0				acc	_z_15_8				
0x10	<u>DATA 12</u>	0x0				acc	c_z_7_0				
	DATA_12	0					3				
0x0	<u>DATA 11</u>	0x0				acc	_y_15_8				
F		0									
0x0 E	<u>DATA 10</u>	0x0 0				acc	c_y_7_0				
0x0		0x0									
D	DATA 9	0				acc	_x_15_8				
0x0	DATA O	0x0					7.0				
С	DATA_8	0				acc	c_x_7_0				
0x0	DATA_7	0x0				aux	r_15_8				
В	<u>DATA_T</u>	0				au _^	.1_15_0				
0x0	DATA 6	0x0				aux	x_r_7_0				
Α		0									
0x09	DATA_5	0x0		aux_z_15_8							
		0 0x0									
0x08	DATA_4	0				aux	c_z_7_0				
		0x0									
0x07	DATA_3	0				aux	_y_15_8				
0x06	DATA 2	0x0				2/11	× v 7 0				
UXUB	DATA_2	0				au	x_y_7_0				
0x05	DATA 1	0x0		aux x 15 8							
		0		aux_x_15_8							

0x04	DATA_0	0x0 0				aux	x_x_7_0			
0x03	<u>STATUS</u>	0x1 0	drdy_acc	drdy_gyr	drdy_aux	cmd_rdy	reserved	aux_busy	rese	erved
0x02	ERR_REG	0x0 0	aux_err fifo_err reserved internal_err					fatal_err		
0x01	•	-		reserved						
0x00	CHIP_ID	0x2 4		chip_id						

FEATURES Pages

Register Address	Register Name	Page 0	Page 1	Page 2	Page 3
0x30	FEATURES[0,1]	SC_OUT_0_1	Reserved	NOMO_1	<u>SC_1</u>
0x32	FEATURES[2,3]	SC_OUT_2_3	G_TRIG_1	NOMO_2	SC_2
0x34	FEATURES[4,5]	ACT_OUT	GEN_SET_1	SIGMO_1	SC_3
0x36	FEATURES[6,7]	WR GEST OUT	GYR GAIN UPD 1	Reserved	<u>SC 4</u>
0x38	FEATURES[8,9]	GYR_GAIN_STATUS	GYR_GAIN_UPD_2	Reserved	SC_5
0x3A	FEATURES[10,11]	Reserved	GYR_GAIN_UPD_3	Reserved	SC_6
0x3C	FEATURES[12,13]	GYR_CAS	ANYMO_1	Reserved	SC_7
0x3E	FEATURES[14,15]	Reserved	ANYMO_2	SIGMO_2	SC_8

FEATURES Pages

Register Address	Register Name	Page 4	Page 5	Page 6	Page 7
0x30	FEATURES[0,1]	SC_9	SC_17	SC_25	WR_WAKEUP_1
0x32	FEATURES[2,3]	SC_10	SC_18	SC_26	WR_WAKEUP_2
0x34	FEATURES[4,5]	SC_11	SC_19	SC_27	WR_WAKEUP_3
0x36	FEATURES[6,7]	SC_12	SC_20	WR_GEST_1	WR_WAKEUP_4
0x38	FEATURES[8,9]	SC_13	SC_21	WR_GEST_2	WR_WAKEUP_5
0x3A	FEATURES[10,11]	SC_14	SC_22	WR_GEST_3	WR_WAKEUP_6
0x3C	FEATURES[12,13]	SC_15	SC_23	WR_GEST_4	WR_WAKEUP_7
0x3E	FEATURES[14,15]	SC_16	SC_24	Reserved	Reserved

Register (0x00) CHIP_ID

DESCRIPTION: Chip identification code

RESET: 0x24

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x00		CHIP_ID		0x24	
	70	chip_id	Chip identification code	0x24	R

Register (0x02) ERR_REG

DESCRIPTION: Reports sensor error conditions

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x02		ERR_REG		0x00	
	0	fatal_err	Fatal Error, chip is not in operational state (Boot-, power-system). This flag will be reset only by power-on-reset or softreset.	0x0	R
	41	internal_err	Internal error, please contact your Bosch Sensortec regional support team.	0x0	R
	6	fifo_err	Error when a frame is read in streaming mode (so skipping is not possible) and fifo is overfilled (with virtual and/or regular frames). This flag will be reset when read.	0x0	R
	7	aux_err	Error in I2C-Master detected. This flag will be reset when read.	0x0	R

Register (0x03) STATUS

DESCRIPTION: Sensor status flags

RESET: 0x10

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x03		STATUS		0x10	
	2	aux_busy	'0'('1') indicate a (no) Auxiliary sensor interface operation is ongoing triggered via AUX_RD_ADDR, AUX_WR_ADDR or from FCU.	0x0	R
	4	cmd_rdy	CMD decoder status. '0' -> Command in progress '1' -> Command decoder is ready to accept a new command	0x1	R
	5	drdy_aux	Data ready for Auxiliary sensor. It gets reset, when one Auxiliary sensor DATA register is read out	0x0	R
	6	drdy_gyr	Data ready for Gyroscope. It gets reset, when one Gyroscope DATA register is read out	0x0	R
	7	drdy_acc	Data ready for Accelerometer. It gets reset, when one Accelerometer DATA register is read out	0x0	R

Register (0x04) DATA_0

DESCRIPTION: AUX_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x04		DATA_0		0x00	
	70	aux_x_7_0	copy of register Val(AUX_IF[1]) in Auxiliary sensor register map.	0x0	R

Register (0x05) DATA_1

DESCRIPTION: AUX_X(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x05		DATA_1		0x00	
	70	aux_x_15_8	copy of register Val(AUX_IF[1])+1 in Auxiliary	0x0	R
			sensor register map		

Register (0x06) DATA_2

DESCRIPTION: AUX_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x06		DATA_2		0x00	
	70	aux_y_7_0	copy of register Val(AUX_IF[1])+2 in Auxiliary	0x0	R
			sensor register map		

Register (0x07) DATA_3

DESCRIPTION: AUX_Y(MSB)

RESET: 0x00

DEFINITION (Go to register map):

	Address	Bit	Name	Description	Reset	Access
(0x07		DATA_3		0x00	
٠		70	aux_y_15_8	copy of register Val(AUX_IF[1])+3 in Auxiliary	0x0	R
				sensor register map		

Register (0x08) DATA_4

DESCRIPTION: AUX_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x08		DATA_4		0x00	
	70	aux_z_7_0	copy of register Val(AUX_IF[1])+4 in Auxiliary sensor register map	0x0	R

Register (0x09) DATA_5

DESCRIPTION: AUX_Z(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x09		DATA_5		0x00	
	70	aux_z_15_8	copy of register Val(AUX_IF[1])+5 in Auxiliary sensor register map	0x0	R

Register (0x0A) DATA_6

DESCRIPTION: AUX_R(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Addres	s Bit	Name	Description	Reset	Access
0x0A		DATA_6		0x00	
	70	aux_r_7_0	copy of register Val(AUX_IF[1])+6 in Auxiliary	0x0	R
			sensor register map		

Register (0x0B) DATA_7

DESCRIPTION: AUX R(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0B		DATA_7		0x00	
	70	aux_r_15_8	copy of register Val(AUX_IF[1])+7 in Auxiliary sensor register map	0x0	R

Register (0x0C) DATA_8

DESCRIPTION: ACC_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0C		DATA_8		0x00	
	70	acc_x_7_0		0x0	R

Register (0x0D) DATA_9

DESCRIPTION: ACC_X(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x0D		DATA_9		0x00	
	70	acc_x_15_8		0x0	R

Register (0x0E) DATA_10

DESCRIPTION: ACC_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0E		DATA_10		0x00	
	70	acc_y_7_0		0x0	R

Register (0x0F) DATA_11

DESCRIPTION: ACC_Y(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0F		DATA_11		0x00	
	70	acc_y_15_8		0x0	R

Register (0x10) DATA_12

DESCRIPTION: ACC_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x10		DATA_12		0x00	
	70	acc_z_7_0		0x0	R

Register (0x11) DATA_13

DESCRIPTION: ACC_Z(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x11		DATA_13		0x00	
	70	acc_z_15_8		0x0	R

Register (0x12) DATA_14

DESCRIPTION: GYR_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x12		DATA_14		0x00	
	70	gyr_x_7_0		0x0	R

Register (0x13) DATA_15

DESCRIPTION: GYR X(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x13		DATA_15		0x00	
	70	gyr_x_15_8		0x0	R

Register (0x14) DATA_16

DESCRIPTION: GYR_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x14		DATA_16		0x00	
	70	gyr_y_7_0		0x0	R

Register (0x15) DATA_17

DESCRIPTION: GYR_Y(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x15		DATA_17		0x00	
	70	gyr_y_15_8		0x0	R

Register (0x16) DATA_18

DESCRIPTION: GYR_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x16		DATA_18		0x00	
	70	gyr_z_7_0		0x0	R

Register (0x17) DATA_19

DESCRIPTION: GYR Z(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x17		DATA_19		0x00	
	70	gyr_z_15_8		0x0	R

Register (0x18) SENSORTIME_0

DESCRIPTION: Sensor time <7:0>

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x18		SENSORTIME_0		0x00	
	70	sensor_time_7_0	Sensor time <7:0>	0x0	R

Register (0x19) SENSORTIME_1

DESCRIPTION: Sensor time <15:8>

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x19		SENSORTIME_1		0x00	
	70	sensor_time_15_8	Sensor time <15:8>.	0x0	R

Register (0x1A) SENSORTIME_2

DESCRIPTION: Sensor time <23:16>

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1A		SENSORTIME_2		0x00	
	70	sensor_time_23_16	Sensor time <23:16>	0x0	R
			The sensor time is a 24 bit counter available in suspend, low power, and normal mode. The value of the SENSORTIME register is shadowed, when it is read in a burst read with the data register at the beginning of the operation and the shadowed value is returned. When the fifo is read the register is shadowed, whenever a new frame is read. The resolution of the sensor_time is 39.06125 us, and it is synchrounous to ODR. The register wraps if it reaches 0xFFFFFF.		

Register (0x1B) EVENT

DESCRIPTION: Sensor event flags

RESET: 0x01

Address	Bit	Name	Descri	ption		Reset	Access
0x1B		EVENT				0x01	
	0	por_detected	'1' after status r	device power up o	0x1	R	
	42	error_code	Error co	odes for persistent	errors	0x0	R
			Value	Name	Description		
			0x00	no_error	no error is		
					reported		
			0x01	acc_err	error in Register		
					ACC_CONF		
			0x02	gyr_err	error in Register		
					GYR_CONF		
			0x03	acc_and_gyr_err	error in Registers		
					ACC_GYR &		
					GYR_CONF		

Register (0x1C) INT_STATUS_0

DESCRIPTION: Interrupt/Feature Status. Will be cleared on read.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1C		INT_STATUS_0		0x00	
	0	sig_motion_out	Sigmotion output.	0x0	R
	1	step_counter_out	Step-counter watermark or Step- detector output	0x0	R
	2	activity_out	Step activity output	0x0	R
	3	wrist_wear_wakeup_out	Wrist wear wakeup output	0x0	R
	4	wrist_gesture_out	Wrist gesture output	0x0	R
5	5	no_motion_out	No motion detection output	0x0	R
	6	any_motion_out	Any motion detection output	0x0	R
	7	reserved	Reserved	0x0	R

Register (0x1D) INT_STATUS_1

DESCRIPTION: Interrupt Status 1

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1D		INT_STATUS_1		0x00	
	0	ffull_int	FIFO Full Interrupt	0x0	R
	1	fwm_int	FIFO Watermark Interrupt	0x0	R
	2	err_int	ERROR Interrupt	0x0	R
	5	aux_drdy_int	Auxiliary Data Ready Interrupt	0x0	R
	6	gyr_drdy_int	Gyroscope Data Ready Interrupt	0x0	R
	7	acc_drdy_int	Accelerometer Data Ready Interrupt	0x0	R

Register (0x1E) SC_OUT_0

DESCRIPTION: Step counting value byte-0

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x1E		SC_OUT_0		0x00	
	70	byte_0	Step counting value byte-0 (least significant byte)	0x0	R

Register (0x1F) SC_OUT_1

DESCRIPTION: Step counting value byte-1

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1F		SC_OUT_1		0x00	
	70	byte_1	Step counting value byte-1	0x0	R

Register (0x20) WR_GEST_ACT

DESCRIPTION: Wrist gesture and activity detection output

RESET: 0x00

Address	Bit	Name	Descri	ption			Reset	Access
0x20		WR_GEST_ACT					0x00	
	20	wr_gest_out	feature.		r device i	esture detection nitialization is	0x0	R
				Name	0	Description		
			0x00	unknown_	gesture	Unknown gesture		
			0x01	push_arm	_down	Push arm down gesture		
			0x02	pivot_up		Pivot up gesture		
			0x03	wrist_shal	ke_jiggle	Wrist shake/jiggle gesture		
			0x04	flick_in		Arm flick in gesture		
			0x05	flick_out		Arm flick out gesture		
	43	act_out	feature. 0b11 i.e	value of the Value afte e. unknown Name still walking running unknown	r device i	detection nitialization is otion tionary lking ning	0x0	R

Register (0x21) INTERNAL_STATUS

DESCRIPTION: Error bits and message indicating internal status

RESET: 0x00

Address	Bit	Name	Descri	ption		Reset	Access
0x21		INTERNAL_STATUS				0x00	
	30	message	Internal	Status Messag	ge	0x0	R
			Value	Name	Description		
			0x00	not_init	ASIC is not		
					initialized		
			0x01	init_ok	ASIC		
					initialized		
			0x02	init_err	Initialization		
			0x03	drv_err	error Invalid driver		
			0x03	sns_stop	Sensor		
			0,04	3113_3top	stopped		
			0x05	nvm_error	Internal error		
				_	while		
					accessing		
					NVM		
			0x06	start_up_error	Internal error		
					while		
					accessing		
					NVM and Initialization		
					error		
			0x07	compat_error	Compatibility		
				, <u>,</u>	error		
	4	Reserved	Reserve	ed		0x0	R
	5	axes_remap_error	Incorrec	t axes remapp	ing. X,Y,Z axes	0x0	R
			must	be mapped	to exclusively		
			separat	e axes i.e. th	ney cannot be		
			mapped	to same axes.			
	6	odr_50hz_error			h conditions are	0x0	R
					features which		
				50 Hz data.			
	7	Reserved			h conditions are	0x0	R
					features which		
			require	200 Hz data.			

Register (0x22) TEMPERATURE_0

DESCRIPTION: Temperature LSB; The temperature is disabled when all sensors are in suspend. The output word of the 16-bit temperature sensor is valid if the Gyroscope is in normal mode, i.e. gyr_pmu_status=1. The resolution is 1/2^9 K/LSB. The absolute accuracy of the temperature is in the order of:

0x7FFF -> 87-1/2^9 °C

0x0000 -> 23°C

0x8001 -> -41+1/2^9 °C

0x8000 -> invalid

If the Gyroscope is in normal mode (see register PMU_STATUS), the temperature is updated every 10 ms (+-12%), if the gyroscope is in standby mode or fast-power up mode, the temperature is updated ever 1.28 s aligned with bit 15 of the register SENSORTIME.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x22		TEMPERATURE_0		0x00	
	70	tmp_data_7_0	Temperature value.	0x0	R

Register (0x23) TEMPERATURE_1

DESCRIPTION: Contains the MSBs of temperature sensor value

RESET: 0x80

Address	Bit	Name	Description	Reset	Access
0x23		TEMPERATURE_1		0x80	
	70	tmp_data_15_8	Temperature LSBs.	0x80	R

Register (0x24) FIFO_LENGTH_0

DESCRIPTION: FIFO byte count register (LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x24		FIFO_LENGTH_0		0x00	
	70	fifo_byte_counter_7_0	Current fill level of FIFO buffer This includes the skip frame for a full fifo. An empty FIFO corresponds to 0x000. The byte counter may be reset by reading out all frames from the FIFO buffer or when the FIFO is reset through the register CMD. The byte counter is updated each time a complete frame was read or written.	0x0	R

Register (0x25) FIFO_LENGTH_1

DESCRIPTION: FIFO byte count register (MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x25		FIFO_LENGTH_1		0x00	
	50	fifo_byte_counter_13_8	FIFO byte counter bits 138	0x0	R

Register (0x26) FIFO_DATA

DESCRIPTION: FIFO data output register

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x26		FIFO_DATA		0x00	
	70	fifo_data	FIFO read data (8 bits) Data format depends on the setting of register FIFO_CONFIG. The FIFO data are organized in frames. The new data flag is preserved. Read burst access must be used, the address will not increment when the read burst reads at the address of FIFO_DATA. When a frame is only partially read out it is retransmitted including the header at the next readout.	0x0	R

Register (0x2F) FEAT_PAGE

DESCRIPTION: Page number for feature configuration and output registers

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x2F		FEAT_PAGE		0x00	
	20	page	Map 16 feature registers to one of the 8 feature pages	0x0	RW

Register (0x30) FEATURES[16]

DESCRIPTION: Input registers for feature configuration. Output registers for feature results.

RESET: 0x00

Page 0

Addres s	Bit	Name	Description	Reset	Acces s
step_cour	nter_outp	out			
0x30		SC_OUT_0_1	Describes lower word of step counter	0x000 0	
	70	byte_0	Value of step counter byte 0	0x0	R
	15 8	byte_1	Value of step counter byte 1	0x0	R
0x32		SC_OUT_2_3	Describes higher word of step counter	0x000 0	
	70	byte_2	Value of step counter byte 2	0x0	R
	15 8	byte_3	Value of step counter byte 3	0x0	R
activity_ou	ıtput				
0x34		ACT_OUT	Describes activity output	0x000 0	
	10	act_out	Output value of the activity detection feature. Value after device initialization is 0b11 i.e. unknown activity Value Name Description 0x00 still User stationary 0x01 walking User walking 0x02 running User running 0x03 unknown Unknown state	0x0	R

wrist ges	ture out	put			
0x36		WR_GEST_OUT	Describes wrist gesture output	0x000 0	
	20	wr_gest_out	Output value of the wrist gesture detection feature. Value after device initialization is 0b00 i.e. unknown gesture Valu Name Descriptio	0x0	R
			e n 0x00 unknown_ Unknown gesture gesture		
			0x01 push_arm_down Push arms down gesture		
			0x02 pivot_up Pivot up gesture 0x03 wrist_shake_jiggl Wrist e shake/jiggl		
			e shake/jiggl e gesture 0x04 flick_in Arm flick in gesture		
			0x05 flick_out Arm flick out gesture		
gyr_gain_	status				
0x38		GYR_GAIN_STATU S	Describes the saturation status for the gyroscope gain update and G_TRIGGER command status	0x000 0	
	0	sat_x	This bit will be 1 if the updated gain results to saturated value based on the ratio provided for x axis, otherwise it will be 0	0x0	R
	1	sat_y	This bit will be 1 if the updated gain results to saturated value based on the ratio provided for y axis, otherwise it will be 0	0x0	R
	2	sat_z	This bit will be 1 if the updated gain results to saturated value based on the ratio provided for z axis, otherwise it will be 0	0x0	R
	53	g_trig_status	Status of gyroscope trigger G_TRIGGER command. These bits are updated at the end of feature execution. Value Name Description 0x00 no_err Command is valid. Selected feature has been executed and output of feature	0x0	R

			0x01	precon_err	has updated. Command aborted.	is Pre-		
					condition to the feature	start was		
			0x02	dl_err	not complete Command aborted. Unsuccessfe download of configuration	is ul of 2kB		
			0x03	abort_err	stream. Command aborted eith host via the bit or du motion dete	block ie to		
Reserved								
0x3A		Reserved	Reserved			0x000 0		
	15 0	Reserved	Reserved			0x0	R	
gyr_postp	roc							
0x3C		GYR_CAS	Registe		scope data	post	0x000 0	
	60	factor_zx	Factor	to furthe ppe performa	•	the	0x0	R
Reserved								
0x3E		Reserved	Reserv	ed			0x000 0	
	8	Reserved	Reserve	ed			0x0	R
	9	Reserved	Reserv	ed			0x0	R
	10	Reserved	Reserve	ed			0x0	R
	11	Reserved	Reserv	ed			0x0	R
	12	Reserved	Reserve	ed			0x0	R
	13	Reserved	Reserve	ed			0x0	R
	14	Reserved	Reserv	ed			0x0	R
	15	Reserved	Reserv	ed			0x0	R

Page 1

Page 1					
Addres s	Bit	Name	Description	Reset	Acces s
general_s	ettings				
0x30		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	R
0x32		G_TRIG_1	Configuration for features triggered by G_TRIGGER command.	0x0000	
	70	max_burst_len	Maximum burst-write length in 16-bits words to download 2kB configuration stream of G_TRIGGER feature. Range is 0 to 255. E.g. value = 20 means that maximum burst-write length is set to 20 words or 40 bytes.	0x0	RW
	8	select	Select feature that should be executed Value Name Description 0x00 gyr_bist Gyroscope built-in self-test will be executed 0x01 crt CRT will be executed	0x0	RW
	9 block	Block feature with next G_TRIGGER command	0x0	RW	
			Value Name 0x00 unblock Do not block further G_TRIGGER commands 0x01 block With the next		
			G_TRIGGER command, the ongoing selected feature will be aborted OR if a feature is not ongoing then the G_TRIGGER command will be ignored		
0x34		GEN_SET_1	Describes configuration of general features	0x0088	
	10	map_x_axis	Map the x axis to desired axis Value Name Description 0x00 x_axis Map to x-axis 0x01 y_axis Map to y-axis 0x02 z_axis Map to z-axis	0x0	RW

		0x03 reserved Map to x-axis	
2	map_x_axis_sign	Map the x axis sign to the desired one. Value Name Description 0x00 not_invert Clear this bit to not invert the x axis 0x01 invert Set this bit to invert the x axis	x0 RW
43	map_y_axis		x1 RW
5	map_y_axis_sign	Map the y axis sign to the desired one Value Name Description 0x00 not_invert Clear this bit to not invert the y axis 0x01 invert Set this bit to invert the y axis	x0 RW
76	map_z_axis	Map the z axis to desired axis Value Name Description 0x00 x_axis Map to x-axis 0x01 y_axis Map to y-axis 0x02 z_axis Map to z-axis 0x03 reserved Map to z-axis	x2 RW
8	map_z_axis_sign	Map the z axis sign to the desired one Value Name Description 0x00 not_invert Clear this bit to not invert the z axis 0x01 invert Set this bit to invert the z axis	x0 RW
9	gyr_self_off	Describes the self offset correction behavior Value Name Description 0x00 disable Disable self offset correction. Host should update the gyroscope offset register. 0x01 enable Enable self offset correction. Gyroscope offset register will be	x0 RW

			updated by the device. Host should not update the gyroscope offset registers.		
	10	nvm_prog_prep	Prepares the system for NVM programming	0x0	RW
gyr_gain_u	update				
0x36		GYR_GAIN_UPD_ 1	$\omega r x \! / \omega m x$ for which the gain needs to be updated.	0x0000	
	100	ratio_x	gain update value for x-axis. Fixed point representation is $Q(1,10)$ with range from 1 ± 0.25 . For example, value of 0.75 shall be represented in 11bits as 0x300 and 1.25 shall be represented in 11bits as 0x500	0x0	RW
0x38		GYR_GAIN_UPD_ 2	ω ry/ ω my for which the gain needs to be updated.	0x0000	
	100	ratio_y	gain update value for y-axis. Fixed point representation is Q(1,10) with range from 1±0.25. For example, value of 0.75 shall be represented in 11bits as 0x300 and 1.25 shall be represented in 11bits as 0x500	0x0	RW
0x3A		GYR_GAIN_UPD_ 3	$\omega rz/\omega mz$ for which the gain needs to be updated.	0x0000	
	100	ratio_z	gain update value for z-axis. Fixed point representation is Q(1,10) with range from 1±0.25. For example, value of 0.75 shall be represented in 11bits as 0x300 and 1.25 shall be represented in 11bits as 0x500	0x0	RW
	11	enable	Enable the gyroscope gain update by writing a value 1 to it. Once the gain update is completed, the device will clear the bit.	0x0	RW
any_motio	n				
0x3C		ANYMO_1	Any-motion detection general configuration flags - part 1	0xE005	
	120	duration	Defines the number of consecutive data points for which the threshold condition must be respected, for interrupt assertion. It is expressed in 50 Hz samples (20 ms). Range is 0 to 163sec. Default value is 5=100ms.	0x5	RW
	13	select_x	Selects the feature on a per-axis basis	0x1	RW

	14	select_y	Selects the feature on a per-axis 0x1 basis	RW
	15	select_z	Selects the feature on a per-axis 0x1 basis	RW
0x3E		ANYMO_2	Any-motion detection general 0x38A configuration flags - part 2 A	4
	100	threshold	Slope threshold value for any-motion 0xAA detection. Range is 0 to 1g. Default value is 0xAA = 83mg.	RW
	141 1	out_conf	Enable bits for enabling output into 0x7 the register status bits and, if desired, onto the interrupt pin	RW
			Valu Name Description	
			e	
			0x00 disabl Output of feature e not assigned to any	
			interrupt bits 07 of	
			INT_STATUS_0	
			and	
			INT1/2_MAP_FEA T	
			0x01 BIT_0 Output assigned to bit-0	
			0x02 BIT_1 Output assigned to bit-1	
			0x03 BIT_2 Output assigned to bit-2	
			0x04 BIT_3 Output assigned to bit-3	
			0x05 BIT_4 Output assigned to bit-4	
			0x06 BIT_5 Output assigned to bit-5	
			0x07 BIT_6 Output assigned to bit-6	
			0x08 BIT_7 Output assigned to bit-7	
	15	enable	Enables the feature 0x0	RW

Page 2

Page 2				
Address Bit	Name	Description	Reset	Access
no_motion				
0x30	NOMO_1	No-motion detection general configuration flags - part 1	0xE005	
120	duration	Defines the number of consecutive data points for which the threshold condition must be respected, for interrupt assertion. It is expressed in 50 Hz samples (20 ms). Range is 0 to 163sec. Default value is 5=100ms.	0x5	RW
13	select_x	Selects the feature on a per-axis basis	0x1	RW
14	select_y	Selects the feature on a per-axis basis	0x1	RW
15	select_z	Selects the feature on a per-axis basis	0x1	RW
0x32	NOMO_2	No-motion detection general configuration flags - part 2	0x3090	
100	threshold	Slope threshold value for no-motion detection. Range is 0 to 1g. Default value is 0x90 = 70mg.	0x90	RW
141		Enable bits for enabling output into the register status bits and, if desired, onto the interrupt pin Value Name Description 0x00 disable Output of feature not assigned to any interrupt bits 07 of INT_STATUS_0 and INT1/2_MAP_FEAT 0x01 BIT_0 Output assigned to bit-0 0x02 BIT_1 Output assigned to bit-1 0x03 BIT_2 Output assigned to bit-2 0x04 BIT_3 Output assigned to bit-3 0x05 BIT_4 Output assigned to bit-4 0x06 BIT_5 Output assigned to bit-5 0x07 BIT_6 Output assigned to bit-6 0x08 BIT_7 Output assigned to bit-7	0×6	RW
15	enable	Enables the feature	0x0	RW
sig_motion				
0x34	SIGMO_1	Block size	0x00FA	
150	block_size	Defines the duration after which the significant motion interrupt is triggered. It is expressed in 50 Hz samples (20 ms). Default value is 0xFA=5sec.	0xFA	RW
0x36	Reserved	Reserved	0x0096	
150	Reserved	Reserved	0x96	RW
0x38	Reserved	Reserved	0x094B	

	150	Reserved	Reserve	:d		0x94B	RW
0x3A		Reserved	Reserve	Reserved		0x0011	
	150	Reserved	Reserve	ed		0x11	RW
0x3C		Reserved	Reserve	:d		0x0011	
	150	Reserved	Reserve	:d		0x11	RW
0x3E		SIGMO_2	Significa	ant motic	on setting	0x0002	
	0	enable	Enables	the feat	ure	0x0	RW
	41	out_conf	register interrupt Value	status pin Name	r enabling output into the bits and, if desired, onto the Description	0x1	RW
			0x00	disable	Output of feature not assigned to any interrupt bits 07 of INT_STATUS_0 and INT1/2_MAP_FEAT		
			0x01	BIT_0	Output assigned to bit-0		
			0x02	BIT_1	Output assigned to bit-1		
			0x03	BIT_2	Output assigned to bit-2		
			0x04	BIT_3	Output assigned to bit-3		
			0x05	BIT_4	Output assigned to bit-4		
			0x06 0x07	BIT_5 BIT_6	Output assigned to bit-5 Output assigned to bit-6		
			0x07	BIT_7	Output assigned to bit-7		

Page 3

Address	Bit	Name	Description	Reset	Access			
step_counter_	step_counter_1							
0x30		SC_1	Step Counter setting	0x012D				
	150	param_1	Step Counter param 1	0x12D	RW			
0x32		SC_2	Step Counter setting	0x7BD4				
	150	param_2	Step Counter param 2	0x7BD4	RW			
0x34		SC_3	Step Counter setting	0x013B				
	150	param_3	Step Counter param 3	0x13B	RW			
0x36		SC_4	Step Counter setting	0x7ADB				
	150	param_4	Step Counter param 4	0x7ADB	RW			
0x38		SC_5	Step Counter setting	0x0004				
	150	param_5	Step Counter param 5	0x4	RW			
0x3A		SC_6	Step Counter setting	0x7B3F				
	150	param_6	Step Counter param 6	0x7B3F	RW			
0x3C		SC_7	Step Counter setting	0x6CCD				
	150	param_7	Step Counter param 7	0x6CCD	RW			
0x3E		SC_8	Step Counter setting	0x04C3				
	150	param_8	Step Counter param 8	0x4C3	RW			

Page 4

i age 4								
Address	Bit	Name	Description	Reset	Access			
step_counter_2								
0x30		SC_9	Step Counter setting	0x0985				
	150	param_9	Step Counter param 9	0x985	RW			
0x32		SC_10	Step Counter setting	0x04C3				
	150	param_10	Step Counter param 10	0x4C3	RW			
0x34		SC_11	Step Counter setting	0xE6EC				
	150	param_11	Step Counter param 11	0xE6EC	RW			
0x36		SC_12	Step Counter setting	0x460C				
	150	param_12	Step Counter param 12	0x460C	RW			
0x38		SC_13	Step Counter setting	0x0001				
	150	param_13	Step Counter param 13	0x1	RW			
0x3A		SC_14	Step Counter setting	0x0027				
	150	param_14	Step Counter param 14	0x27	RW			
0x3C		SC_15	Step Counter setting	0x0019				
	150	param_15	Step Counter param 15	0x19	RW			
0x3E		SC_16	Step Counter setting	0x0096				
	150	param_16	Step Counter param 16	0x96	RW			

Page 5

Address	Bit	Name	Description	Reset	Access			
step_counter_	step_counter_3							
0x30		SC_17	Step Counter setting	0x00A0				
	150	param_17	Step Counter param 17	0xA0	RW			
0x32		SC_18	Step Counter setting	0x0001				
	150	param_18	Step Counter param 18	0x1	RW			
0x34		SC_19	Step Counter setting	0x000C				
	150	param_19	Step Counter param 19	0xC	RW			
0x36		SC_20	Step Counter setting	0x3CF0				
	150	param_20	Step Counter param 20	0x3CF0	RW			
0x38		SC_21	Step Counter setting	0x0100				
	150	param_21	Step Counter param 21	0x100	RW			
0x3A		SC_22	Step Counter setting	0x0001				
	150	param_22	Step Counter param 22	0x1	RW			
0x3C		SC_23	Step Counter setting	0x0003				
	150	param_23	Step Counter param 23	0x3	RW			
0x3E		SC_24	Step Counter setting	0x0001				
	150	param_24	Step Counter param 24	0x1	RW			

Page 6

Addres s	Bit	Name	Description	Reset	Acces s
step_cour	iter_4				
0x30		SC_25	Step Counter setting	0x000 E	
	15 0	param_25	Step Counter param 25	0xE	RW
0x32		SC_26	Step Counter and Step Detector Settings	0x0000	
	90	watermark_level	Watermark level; the Step-counter will trigger output every time this number of steps are counted. Holds implicitly a 20x factor, so the range is 0 to 20460, with resolution of 20 steps. If 0, the output is disabled.	0x0	RW
	10	reset_counter	Step count value can be reset only when any one of features mentioned in this register is enabled.	0x0	RW
	11	en_detector	Enables the Step Detector.	0x0	RW
	12	en_counter	Enables the Step Counter.	0x0	RW
	13	en_activity	Enables the activity detection(Running, Walking, Stationary, Unknown)	0x0	RW

0.24		66. 27	Cton (>t	and Chair Datastan	0.0022	
0x34		SC_27	Step C Settings		and Step Detector	0x0032	
	30	out_conf_step_detect or	the re	bits for gister s l, onto th Name	0x2	RW	
			0x00	disabl e	Output of feature not assigned to any interrupt bits 07 of INT_STATUS_0 and INT1/2_MAP_FEA T		
			0x01	BIT_0	Output assigned to bit-0		
			0x02	BIT_1	Output assigned to bit-1		
			0x03	BIT_2	Output assigned to bit-2		
			0x04	BIT_3	Output assigned to bit-3		
			0x05	BIT_4	Output assigned to bit-4		
			0x06	BIT_5	Output assigned to bit-5		
			0x07	BIT_6	Output assigned to bit-6		
			0x08	BIT_7	Output assigned to bit-7		
	74	out_conf_activity	the register status bits and, if desired, onto the interrupt pin			0x3	RW
			Valu e	Name	Description		
			0x00	disabl e	Output of feature not assigned to any interrupt bits 07 of INT_STATUS_0 and INT1/2_MAP_FEA T		
			0x01	BIT_0	Output assigned to bit-0		
			0x02	BIT_1	Output assigned to bit-1		
			0x03	BIT_2	Output assigned to bit-2		

			0x04	BIT_3	Output assigned to bit-3							
			0x05	BIT_4	Output assigned to bit-4							
			0x06	BIT_5	Output assigned to bit-5							
			0x07	BIT_6	Output assigned to bit-6							
			0x08	BIT_7	Output assigned to bit-7							
wrist_gesture												
0x36		WR_GEST_1	Wrist g	esture c	0x0005							
	30	out_conf	Enable bits for enabling output into the register status bits and, if			0x5	RW					
			desired, onto the interrupt pin Valu Name Description									
			e	Name	Description							
			0x00	disabl	Output of feature							
				е	not assigned to							
					any interrupt bits							
					07 of INT_STATUS_0							
					and							
					INT1/2_MAP_FEA T							
			0x01	BIT_0	Output assigned to bit-0							
			0x02	BIT_1	Output assigned to bit-1							
			0x03	BIT_2	Output assigned to bit-2							
			0x04	BIT_3	Output assigned to bit-3							
			0x05	BIT_4	Output assigned to bit-4							
			0x06	BIT_5	Output assigned to bit-5							
			0x07	BIT_6	Output assigned to bit-6							
			0x08	BIT_7	Output assigned to bit-7							
	4	wearable_arm	Device in left (0) or right (1) arm. By default, the wearable device is assumed to be in left arm i.e. default value is 0.			0x0	RW					
	5	enable	Enables the feature			0x0	RW					
0x38		WR_GEST_2	Wrist g	esture s	0x06E E							

	15	min_flick_peak	Sine of the minimum tilt angle in portrait down direction of the device when wrist is rolled away (roll-out) from user. The configuration parameter is scaled by 2048 i.e. 2048 * sin(angle). Range is 1448 to 1774. Default value is 1774.	0x6EE	RW
0x3A		WR_GEST_3	Wrist gesture setting	0x0004	
	15	min_flick_samples	Value of minimum time difference between wrist roll-out and roll-in movement during flick gesture. Range is 3 to 5 samples at 50Hz (i.e. 0.06 to 0.1 seconds). Default value is 4 (i.e. 0.08 seconds).	0x4	RW
0x3C		WR_GEST_4	Wrist gesture setting	0x00C 8	
	15 0	max_duration	Maximum time within which gesture movement has to be completed. Range is 150 to 250 samples at 50Hz (i.e. 3 to 5 seconds). Defualt value is 200 (i.e. 4 seconds).	0xC8	RW
Reserved					
0x3E		Reserved	Reserved	0x0000	
	15 0	Reserved	Reserved	0x0	RW

Page 7

Addres	Bit	Name	Descr	iption		Reset	Acces
S	r wolcou		_	_			S
wrist_wea	r_wakeu	WR WAKEUP 1	\\/rict v	voor wok	eup configuration	0x0004	
0,550		Wh_WAREUP_I	settings		eup comiguration	0x0004	
	30	out_conf	the reg	ister stat I, onto th	enabling output into us bits and, if ue interrupt pin Description	0x4	RW
			0x00	disabl e	Output of feature not assigned to any interrupt bits 07 of INT_STATUS_0 and INT1/2_MAP_FEA T		
			0x01	BIT_0	Output assigned to bit-0		
			0x02	BIT_1	Output assigned to bit-1		
			0x03	BIT_2	Output assigned to bit-2		
			0x04	BIT_3	Output assigned to bit-3		
			0x05	BIT_4	Output assigned to bit-4		
			0x06	BIT_5	Output assigned to bit-5		
			0x07	BIT_6	Output assigned to bit-6		
			0x08	BIT_7	Output assigned to bit-7		
	4	enable	Enable	s the fea	ture	0x0	RW
0x32		WR_WAKEUP_2			eup setting	0x05A8	
	15	min_angle_focus	time v focus scaled cos(an	of the divindow position.	nge is 1024 to 1774.	0x5A8	RW
0x34		WR_WAKEUP_3	Wrist v	vear wak	eup setting	0x06E E	
	15 0	min_angle_nonfocu s			num expected attitude levice within 1 second	0x6EE	RW

0x36	15 0	WR_WAKEUP_4 max_tilt_lr	time window when moving from non- focus to focus position. The parameter is scaled by 2048 i.e. 2048 * cos(angle). Range is 1448 to 1856. Default value is 1774. Wrist wear wakeup setting Sine of the maximum allowed downward tilt angle in landscape right direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device). The configuration parameter is scaled by 2048 i.e. 2048 * sin(angle). Range is 700 to 1024.	0x0400 0x400	RW
0x38		WR_WAKEUP_5	Default value is 1024. Wrist wear wakeup setting	0x02B C	
	15	max_tilt_ll	Sine of the maximum allowed downward tilt angle in landscape left direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device). The configuration parameter is scaled by 2048 i.e. 2048 * sin(angle). Range is 700 to 1024. Default value is 700.	0x2BC	RW
0x3A	15	WR_WAKEUP_6 max_tilt_pd	Wrist wear wakeup setting Sine of the maximum allowed backward tilt angle in portrait down direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device). The configuration parameter is scaled by 2048 i.e. 2048 * sin(angle). Range is 0 to179. Default value is 179.	0x00B3 0xB3	RW
0x3C	15	WR_WAKEUP_7 max_tilt_pu	Wrist wear wakeup setting Sine of the maximum allowed forward tilt angle in portrait up direction of the device, when it is in focus position (i.e. user is able to comfortably look at the dial of wear device). The configuration parameter is scaled by 2048 i.e. 2048 * sin(angle). Range is 1774 to 1978. Default value is 1925.	0x0785 0x785	RW

Reserved					
0x3E		Reserved	Reserved	0x0000	
	15 0	Reserved	Reserved	0x0	RW

Register (0x40) ACC_CONF

DESCRIPTION: Sets the output data rate, the bandwidth, and the read mode of the acceleration sensor RESET: 0xA8

Address	Bit	Name	Description	Reset	Access
0x40		ACC_CONF		0xA8	
	30	acc_odr	ODR in Hz. The output data rate is independent of the power mode setting for the sensor	0x8	RW
			Value Name Description 0x00 reserved Reserved 0x01 odr_0p78 25/32 0x02 odr_1p5 25/16 0x03 odr_3p1 25/8 0x04 odr_6p25 25/4 0x05 odr_12p5 25/2 0x06 odr_25 25 0x07 odr_50 50 0x08 odr_100 100 0x09 odr_200 200 0x0a odr_400 400 0x0b odr_800 800 0x0c odr_1k6 1600 0x0d odr_3k2 Reserved 0x0e odr_6k4 Reserved 0x0f odr 12k8 Reserved		
	64	acc_bwp	Bandwidth parameter determines filter configuration (acc_filt_perf=1) and averaging for undersampling mode (acc_filt_perf=0) Value Name Description 0x00 osr4_avg1 acc_filt_perf = 1 -> OSR4 mode; acc_filt_perf = 0 -> no averaging 0x01 osr2_avg2 acc_filt_perf = 1 -> OSR2 mode; acc_filt_perf = 0 -> average 2 samples 0x02 norm_avg4 acc_filt_perf = 1 -> normal mode; acc_filt_perf = 0 -> average 4 samples 0x03 cic_avg8 acc_filt_perf = 1 -> CIC mode; acc_filt_perf = 0 -> average 8 samples	0×2	RW

		0x04 0x05	res_avg32 res_avg64	acc_filt_perf = 1 -> Reserved; acc_filt_perf = 0 -> average 16 samples acc_filt_perf = 1 -> Reserved; acc_filt_perf = 0 -> average 32 samples acc_filt_perf = 1 -> Reserved; acc_filt_perf = 0 -> average 64 samples		
		0x07	res_avg128	<pre>acc_filt_perf = 1 -> Reserved; acc_filt_perf = 0 -> average 128 samples</pre>		
7	acc_filter_perf	mode:	Name Desc	filter performance cription r optimized rmance opt.	0x1	RW

Register (0x41) ACC_RANGE

DESCRIPTION: Selection of the Accelerometer g-range

RESET: 0x02

Address	Bit	Name	Description	Reset	Access
0x41		ACC_RANGE		0x02	
	10	acc_range	Accelerometer g-range	0x2	RW
			Value Name Description		
			0x00 range_2g +/-2g		
			0x01 range_4g +/-4g		
			0x02 range_8g +/-8g		
			0x03 range_16g +/-16g		

Register (0x42) GYR_CONF

DESCRIPTION: Sets the output data rate and the bandwidth of the Gyroscope in the sensor

RESET: 0xA9

Address	Bit	Name	Description	Reset	Access
0x42		GYR_CONF		0xA9	
0.442	30	gyr_odr	Value Name Description 0x00 reserved Reserved 0x01 odr_0p78 Reserved 0x02 odr_1p5 Reserved 0x03 odr_3p1 Reserved 0x04 odr_6p25 Reserved 0x05 odr_12p5 Reserved 0x06 odr_25 25 0x07 odr_50 50 0x08 odr_100 100 0x09 odr_200 200 0x0a odr_400 400 0x0b odr_800 800 0x0c odr_1k6 1600 0x0e odr_6k4 Reserved 0x0f odr_12k8 Reserved	0x9	RW
	54	gyr_bwp	The Gyroscope bandwidth coefficient defines the 3 dB cutoff frequency of the low pass filter for the sensor data Value Name Description 0x00 osr4 OSR4 mode 0x01 osr2 OSR2 mode 0x02 norm normal mode 0x03 res reserved	0x2	RW
	6	gyr_noise_perf	Select noise performance: Value Name Description 0x00 ulp power optimized 0x01 hp performance opt.	0x0	RW
	7	gyr_filter_perf	Select gyroscope filter performance mode: Value Name Description 0x00 ulp power optimized 0x01 hp performance opt.	0x1	RW

Register (0x43) GYR_RANGE

DESCRIPTION: Defines the Gyroscope angular rate measurement range

RESET: 0x00

Address	Bit	Name	Descri	ption		Reset	Access
0x43		GYR_RANGE				0x00	
	20	gyr_range	Full sca	ale, Resolution		0x0	RW
			Value	Name	Description		
			0x00	range_2000	+/-2000dps, 16.4 LSB/dps		
			0x01	range_1000	+/-1000dps, 32.8 LSB/dps		
			0x02	range_500	+/-500dps, 65.6 LSB/dps		
			0x03	range_250	+/-250dps, 131.2 LSB/dps		
			0x04	range_125	+/-125dps, 262.4 LSB/dps		
	3	ois_range	Full sca	ale, Resolution		0x0	RW
			Value	Name	Description		
			0x00	range_250	+/-250dps, 131.2 LSB/dps		
			0x01	range_2000			

Register (0x44) AUX_CONF

DESCRIPTION: Sets the output data rate of the Auxiliary sensor interface

RESET: 0x46

Address	Bit	Name	Descri	ption		Reset	Access
0x44		AUX_CONF				0x46	
	30	aux_odr	attached is indep sensor. setting	d to the Au endent of the The output the poll rat iliary senso	rate for the magnetometer exiliary sensor interface. This me power mode setting for the data rate in Hz. In addition to se, it is required to configure or properly using the MAG_IF	0x6	RW
			Value	Name	Description		
			0x00	reserved	Reserved		
			0x01	odr_0p78	25/32		
			0x02	odr_1p5	25/16		
			0x03	odr_3p1	25/8		
			0x04	odr_6p25			
			0x05	odr_12p5	·		
			0x06	odr_25	25		
			0x07	odr_50	50		
			0x08	odr_100	100		
			0x09	odr_200	200		
			0x0a	odr_400	400		
			0x0b	odr_800	800		
			0x0c	odr_1k6	Reserved		
			0x0d	odr_3k2	Reserved		
			0x0e	odr_6k4	Reserved		
			0x0f	odr_12k8	Reserved		
	74	aux_offset	trigger-ı	eadout offs	set in units of 2.5 ms. If set to	0x4	RW
			zero, th	e offset is r	maximum, i.e. after readout a		
			trigger	is issued im	mediately.		

Register (0x45) FIFO_DOWNS

DESCRIPTION: Configure Gyroscope and Accelerometer downsampling rates for FIFO

RESET: 0x88

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x45		FIFO_DOWNS		0x88	
	20	gyr_fifo_downs	Downsampling for Gyroscope (2**downs_gyro)	0x0	RW
	3	gyr_fifo_filt_data	selects filtered or unfiltered Gyroscope data for fifo Value Name Description 0x00 unfiltered Unfiltered data 0x01 filtered Filtered data	0x1	RW
	64	acc_fifo_downs	Downsampling for Accelerometer (2**downs_accel)	0x0	RW
	7	acc_fifo_filt_data	selects filtered or unfiltered Accelerometer data for fifo Value Name Description 0x00 unfiltered Unfiltered data 0x01 filtered Filtered data	0x1	RW

Register (0x46) FIFO_WTM_0

DESCRIPTION: FIFO Watermark level LSB

RESET: 0x00

Addres	Bit	Name	Description	Rese	Acces
0x46		FIFO_WTM_0		0x00	
	7 0	fifo_water_mark_7 _0	Trigger an interrupt when FIFO contains fifo_water_mark_7_0+fifo_water_mark_12_8*256 bytes	0x0	RW

Register (0x47) FIFO_WTM_1

DESCRIPTION: FIFO Watermark level MSB and frame content configuration

RESET: 0x02

DEFINITION (Go to register map):

Addres	Bit	Name	Description	Rese	Acces
s				t	S
0x47		FIFO_WTM_1		0x02	
	4 0	fifo_water_mark_1 2_8	Trigger an interrupt when FIFO contains fifo_water_mark_7_0+fifo_water_mark_12 _8*256 bytes	0x2	RW

Register (0x48) FIFO_CONFIG_0

DESCRIPTION: FIFO frame content configuration

RESET: 0x02

Address	Bit	Name	Description	Reset	Access
0x48		FIFO_CONFIG_0		0x02	
	0	fifo_stop_on_full	Stop writing samples into FIFO when FIFO is full.	0x0	RW
			Value Name Description		
			0x00 disable do not stop writing to		
			FIFO when full		
			0x01 enable Stop writing into FIFO		
			when full.		
	1	fifo_time_en	Return sensortime frame after the last valid	0x1	RW
			data frame.		
			Value Name Description		
			0x00 disable do not return sensortime		
			frame		
			0x01 enable return sensortime frame		

Register (0x49) FIFO_CONFIG_1

DESCRIPTION: FIFO frame content configuration

RESET: 0x10

Address	Bit	Name	Descrip	otion		Reset	Access
0x49		FIFO_CONFIG_1				0x10	
	10	fifo_tag_int1_en	Value 0x00 0x01	Name	ag enable Description enable tag on rising edge of int pin enable tag on level value of int pin enable tag on saturation of accelerometer data	0x0	RW
			0x03	gyr_sat	enable tag on saturation of gyroscope data		
	32	fifo_tag_int2_en	Value 0x00 0x01 0x02	•	edge of int pin	0x0	RW
	4	fifo_header_en	Value 0x00	Name disable	er enable Description no header is stored (output data rate of all enabled sensors need to be identical) header is stored	0x1	RW
	5	fifo_aux_en	axes) Value 0x00	Name disable enable	Description no Auxiliary sensor data is stored Auxiliary sensor data is stored	0x0	RW
	6	fifo_acc_en	Store Adams) Value		ter data in FIFO (all 3	0x0	RW

			e no Accelerometer data is stored Accelerometer data is stored		
7	fifo_gyr_en	Value Name	Description one no Gyroscope data is stored Gyroscope data is stored Gyroscope data is stored	0x0	RW

Register (0x4A) SATURATION

DESCRIPTION: Contains the information if one of the raw data samples used to generate current filtered data sample has been saturated (reached 0x8001 or 0x7FFF).

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4A		SATURATION		0x00	
	0	acc_x	ACC X-axis raw data saturation flag.	0x0	R
	1	acc_y	ACC Y-axis raw data saturation flag.	0x0	R
	2	acc_z	ACC Z-axis raw data saturation flag.	0x0	R
	3	gyr_x	GYR X-axis raw data saturation flag.	0x0	R
	4	gyr_y	GYR Y-axis raw data saturation flag.	0x0	R
	5	gyr_z	GYR Z-axis raw data saturation flag.	0x0	R

Register (0x4B) AUX_DEV_ID

DESCRIPTION: Auxiliary interface device_id

RESET: 0x20

Address	Bit	Name	ame Description		Access
0x4B		AUX_DEV_ID		0x20	
	71	i2c device addr	I2C device address of Auxiliary sensor	0x10	RW

Register (0x4C) AUX_IF_CONF

DESCRIPTION: Auxiliary interface configuration register

RESET: 0x83

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4C		AUX_IF_CONF		0x83	
	10	aux_rd_burst	Burst data length (1,2,6,8 byte) Value Name Description 0x00 BL1 Burst length 1 0x01 BL2 Burst length 2 0x02 BL6 Burst length 6 0x03 BL8 Burst length 8	0x3	RW
	32	man_rd_burst	Manual burst data length (1,2,6,8 byte) Value Name Description 0x00 BL1 Burst length 1 0x01 BL2 Burst length 2 0x02 BL6 Burst length 6 0x03 BL8 Burst length 8	0×0	RW
	6	aux_fcu_write_en	enables FCU write command on AUX IF for auxiliary sensors that need a trigger.	0x0	RW
	7	aux_manual_en	switches auxiliary interface between automatic and manual mode. In manual mode all read and write operations on auxiliary interface must be triggered manually; in automatic mode (aux_manual_en = "0") FCU triggers read and write operations periodically (as programmed by user).	0x1	RW

Register (0x4D) AUX_RD_ADDR

DESCRIPTION: Auxiliary interface read address

RESET: 0x42

Address	Bit	Name	Description	Reset	Access
0x4D		AUX_RD_ADDR		0x42	
	70	read_addr	Address to read. In manual mode it triggers	0x42	RW
			the read operation.		

Register (0x4E) AUX_WR_ADDR

DESCRIPTION: Auxiliary interface write address

RESET: 0x4C

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4E		AUX_WR_ADDR		0x4C	
	70	write_addr	Address to write. In manual mode it	0x4C	RW
			triggers the write operation.		

Register (0x4F) AUX_WR_DATA

DESCRIPTION: Auxiliary interface write data

RESET: 0x02

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4F		AUX_WR_DATA		0x02	
	70	write_data	Data to write	0x2	RW

Register (0x52) ERR_REG_MSK

DESCRIPTION: Defines which error flag will trigger the error interrupt once enabled

'1' - use to generate the error interrupt '0' - do not use to generate error interrupt

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x52		ERR_REG_MSK		0x00	
	0	fatal_err	Use fatal error to generate the error interrupt.	0x0	RW
	41	internal_err	Use internal error to generate the error interrupt	0x0	RW
	6	fifo_err	Use fifo error to generate the error interrupt.	0x0	RW
	7	aux_err	Use aux interface error to generate the error interrupt.	0x0	RW

Register (0x53) INT1_IO_CTRL

DESCRIPTION: Configure the electrical behavior of the interrupt pin INT1

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x53		INT1_IO_CTRL		0x00	
	1	IVI	Configure level of INT1 pin Value Name Description 0x00 active_low active low 0x01 active_high active high	0x0	RW
	2	od	Configure behaviour of INT1 pin Value Name Description 0x00 push_pull push-pull 0x01 open_drain open drain	0x0	RW
	3	output_en	Output enable for INT1 pin Value Name Description 0x00 off Output disabled 0x01 on Output enabled	0x0	RW
	4	input_en	Input enable for INT1 pin Value Name Description 0x00 off Input disabled 0x01 on Input enabled	0x0	RW

Register (0x54) INT2_IO_CTRL

DESCRIPTION: Configure the electrical behavior of the interrupt pin INT2

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x54		INT2_IO_CTRL		0x00	
	1	IVI	Configure level of INT2 pin Value Name Description 0x00 active_low active low 0x01 active_high active high	0x0	RW
	2	od	Configure behaviour of INT2 pin Value Name Description 0x00 push_pull push-pull 0x01 open_drain open drain	0x0	RW
	3	output_en	Output enable for INT2 pin Value Name Description 0x00 off Output disabled 0x01 on Output enabled	0x0	RW
	4	input_en	Input enable for INT2 pin Value Name Description 0x00 off Input disabled 0x01 on Input enabled	0x0	RW

Register (0x55) INT_LATCH

DESCRIPTION: Configure interrupt modes

RESET: 0x00

Address	Bit	Name	Descri	ption	Reset	Access	
0x55		INT_LATCH				0x00	
	0	int_latch		Latched/non-latched interrupt modes Value Name Description		0x0	RW
			0x00	none	non latched		
			0x01	permanent	permanent latched		

Register (0x56) INT1_MAP_FEAT

DESCRIPTION: Interrupt/Feature mapping on INT1

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x56		INT1_MAP_FEAT		0x00	
	0	sig_motion_out	Sigmotion output.	0x0	RW
	1	step_counter_out	Step-counter watermark or Step- detector output	0x0	RW
	2	activity_out	Step activity output	0x0	RW
	3	wrist_wear_wakeup_out	Wrist wear wakeup output	0x0	RW
	4	wrist_gesture_out	Wrist gesture output	0x0	RW
	5	no_motion_out	No motion detection output	0x0	RW
	6	any_motion_out	Any motion detection output	0x0	RW
	7	reserved	Reserved	0x0	RW

Register (0x57) INT2_MAP_FEAT

DESCRIPTION: Interrupt/Feature mapping on INT2

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x57		INT2_MAP_FEAT		0x00	
	0	sig_motion_out	Sigmotion output	0x0	RW
	1	step_counter_out	Step-counter watermark or Step- detector output	0x0	RW
	2	activity_out	Step activity output	0x0	RW
	3	wrist_wear_wakeup_out	Wrist wear wakeup output	0x0	RW
	4	wrist_gesture_out	Wrist gesture output	0x0	RW
	5	no_motion_out	No motion detection output	0x0	RW
	6	any_motion_out	Any motion detection output	0x0	RW
	7	reserved	Reserved	0x0	RW

Register (0x58) INT_MAP_DATA

DESCRIPTION: Data Interrupt mapping for both INT pins

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x58		INT_MAP_DATA		0x00	
	0	ffull_int1	FIFO Full interrupt mapped to INT1	0x0	RW
	1	fwm_int1	FIFO Watermark interrupt mapped to INT1	0x0	RW
	2	drdy_int1	Data Ready interrupt mapped to INT1	0x0	RW
	3	err_int1	Error interrupt mapped to INT1	0x0	RW
	4	ffull_int2	FIFO Full interrupt mapped to INT2	0x0	RW
	5	fwm_int2	FIFO Watermark interrupt mapped to INT2	0x0	RW
	6	drdy_int2	Data Ready interrupt mapped to INT2	0x0	RW
	7	err_int2	Error interrupt mapped to INT2	0x0	RW

Register (0x59) INIT_CTRL

DESCRIPTION: Start initialization

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x59		INIT_CTRL		0x00	
	70	init_ctrl	Start initialization	0x0	RW

Register (0x5B) INIT_ADDR_0

DESCRIPTION: Base address of the initialization data. Increment by burst write length in bytes/2 after each burst write operation. Please ignore, if your host supports to load the initialization data in a single 8kB burst write operation.

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x5B		INIT_ADDR_0		0x00	
	30	base_0_3	Bits 0 to 3 of the base address for initialization data.	0x0	RW

Register (0x5C) INIT_ADDR_1

DESCRIPTION: Base address of the initialization data. Increment by burst write length in bytes/2 after each burst write operation. Please ignore, if your host supports to load the initialization data in a single 8kB burst write operation.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description						Reset	Access			
0x5C		INIT_ADDR_1										0x00	
	70	base_11_4	Bits	4	to	11	of	the	base	address	for	0x0	RW
			initia	initialization data.									

Register (0x5E) INIT_DATA

DESCRIPTION: Initialization register

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x5E		INIT_DATA		0x00	
	70	data	Register for initialization data	0x0	RW

Register (0x5F) INTERNAL_ERROR

DESCRIPTION: Internal error flags. Value of all reserved bits should be ignored.

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x5F		INTERNAL_ERROR		0x00	
	1	int_err_1	Internal error flag - long processing time, processing halted	0x0	R
	2	int_err_2	Internal error flag - fatal error, processing halted	0x0	R
	4	feat_eng_disabled	Feature engine has been disabled by host during sensor operation	0x0	R

Register (0x68) AUX_IF_TRIM

DESCRIPTION: Auxiliary interface trim register (NVM backed)

RESET: 0x01

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x68		AUX_IF_TRIM		0x01	
	10	asda_pupsel	Pullup configuration for ASDA	0x1	RW
			Value Name Description		
			0x00 pup_res_off Pullup off		
			0x01 pup_res_40k Pullup 40k		
			0x02 pup_res_10k Pullup 10k		
			0x03 pup_res_2k Pullup 2k		
	2	spare3	(Spare NVM bits.)	0x0	RW

Register (0x69) GYR_CRT_CONF

DESCRIPTION: Component Retrimming for Gyroscope

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x69		GYR_CRT_CONF		0x00	
	2	crt_running	Indicates that CRT is currently running. If CRT completed, check CRT_STATUS register for the completion status Value Name Description 0x00 disabled disabled 0x01 enabled enabled	0x0	RW
	3	rdy_for_dl	pacemaker bit for downloading the CRT data Value Name Description 0x00 ongoing ongoing or not started 0x01 complete complete	0x0	R

Register (0x6A) NVM_CONF

DESCRIPTION: NVM Configuration

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descri	ption		Reset	Access
0x6A		NVM_CONF				0x00	
	1	nvm_prog_en	Enable	NVM pro	ogramming.	0x0	RW
			Value	Name	Description		
			0x00	disable	disable		
			0x01	enable	enable		

Register (0x6B) IF_CONF

DESCRIPTION: Serial interface settings

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x6B		IF_CONF		0x00	
	0	spi3	Configure SPI Interface Mode for primary interface Value Name Description 0x00 spi4 SPI 4-wire mode 0x01 spi3 SPI 3-wire mode	0x0	RW
	1	spi3_ois	Configure SPI Interface Mode for OIS interface (if enabled) Value Name Description 0x00 spi4 SPI 4-wire mode 0x01 spi3 SPI 3-wire mode	0x0	RW
	4	ois_en	Interface configuration - OIS enable bit. It has lower priority than aux_en.	0x0	RW
	5	aux_en	Interface configuration - AUX enable bit. It has higher priority than ois_en.	0x0	RW

Register (0x6C) DRV

DESCRIPTION: Drive strength control register (NVM backed)

RESET: 0xFF

Address	Bit	Name	Description	Reset	Access
0x6C		DRV		0xFF	
	20	io_pad_drv1	Output pad drive strength setting.	0x7	RW
	3	io_pad_i2c_b1	Output pad drive strength setting.	0x1	RW
	64	io_pad_drv2	Output pad drive strength setting.	0x7	RW
	7	io_pad_i2c_b2	Output pad drive strength setting.	0x1	RW

Register (0x6D) ACC_SELF_TEST

DESCRIPTION: Settings for the accelerometer self-test configuration and trigger

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x6D		ACC_SELF_TEST		0x00	
	0	acc_self_test_en	Enable accelerometer self-test Value Name Description 0x00 disabled disabled 0x01 enabled enabled	0x0	RW
	2	acc_self_test_sign	select sign of self-test excitation as Value Name Description 0x00 negative negative 0x01 positive positive	0x0	RW
	3	acc_self_test_amp	select amplitude of the selftest deflection: Value Name Description 0x00 low low 0x01 high high	0x0	RW

Register (0x6E) GYR_SELF_TEST_AXES

DESCRIPTION: Settings for the gyroscope AXES self-test configuration and trigger

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x6E		GYR_SELF_TEST_AXES		0x00	
	0	gyr_st_axes_done	STATUS: functional test of detection channels finished.	0x0	R
	1	gyr_axis_x_ok	status of gyro X-axis self test	0x0	R
	2	gyr_axis_y_ok	status of gyro Y-axis self test	0x0	R
	3	gyr_axis_z_ok	status of gyro Z-axis self test	0x0	R

Register (0x70) NV_CONF

DESCRIPTION: NVM backed configuration bits.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x70		NV_CONF		0x00	
	0	spi_en	disable the I2C and enable SPI for the primary interface, when it is in autoconfig mode Value Name Description 0x00 disabled I2C enabled 0x01 enabled I2C disabled	0x0	RW
	1	i2c_wdt_sel	Select timer period for I2C Watchdog Value Name Description 0x00 short I2C watchdog timeout after 1.25 ms 0x01 long I2C watchdog timeout after 40 ms	0x0	RW
	2	i2c_wdt_en	I2C Watchdog at the SDI pin in I2C interface mode Value Name Description 0x00 Disable Disable I2C watchdog 0x01 Enable Enable I2C watchdog	0x0	RW
	3	acc_off_en	Add the offset defined in the off_acc_[xyz] OFFSET register to filtered and unfiltered Accelerometer data Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW

Register (0x71) OFFSET_0

DESCRIPTION: Offset compensation for Accelerometer X-axis

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x71		OFFSET_0		0x00	
	70	off_acc_x	Accelerometer offset compensation (X-axis).	0x0	RW

Register (0x72) OFFSET_1

DESCRIPTION: Offset compensation for Accelerometer Y-axis

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x72		OFFSET_1		0x00	
	70	off_acc_y	Accelerometer offset compensation (Y-axis).	0x0	RW

Register (0x73) OFFSET_2

DESCRIPTION: Offset compensation for Accelerometer Z-axis

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x73		OFFSET_2		0x00	
	70	off_acc_z	Accelerometer offset compensation (Z-axis).	0x0	RW

Register (0x74) OFFSET_3

DESCRIPTION: Offset compensation for Gyroscope X-axis

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x74		OFFSET_3		0x00	
	70	gyr_usr_off_x_7_0	Gyroscope offset compensation (X-axis).	0x0	RW

Register (0x75) OFFSET_4

DESCRIPTION: Offset compensation for Gyroscope Y-axis

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x75		OFFSET_4		0x00	
	70	gyr_usr_off_y_7_0	Gyroscope offset compensation (Y-axis).	0x0	RW

Register (0x76) OFFSET_5

DESCRIPTION: Offset compensation for Gyroscope Z-axis

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x76		OFFSET_5		0x00	
	70	gyr_usr_off_z_7_0	Gyroscope offset compensation (Z-axis).	0x0	RW

Register (0x77) OFFSET_6

DESCRIPTION: Offset compensation (MSBs gyroscope, enables)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x77		OFFSET_6		0x00	
	10	gyr_usr_off_x_9_8	Gyroscope offset compensation (X-axis).	0x0	RW
	32	gyr_usr_off_y_9_8	Gyroscope offset compensation (Y-axis).	0x0	RW
	54	gyr_usr_off_z_9_8	Gyroscope offset compensation (Z-axis).	0x0	RW
	6	gyr_off_en	Add the offset defined in the gyr_usr_off_[xyz] OFFSET register to filtered and unfiltered Gyroscope data Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW
	7	gyr_gain_en	Compensate the gain defined in the gyr_usr_gain_[xyz] GAIN register to filtered and unfiltered Gyroscope data Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW

Register (0x7C) PWR_CONF

DESCRIPTION: Power mode configuration register

RESET: 0x03

Address	Bit	Name	Descri	ption		Reset	Access
0x7C		PWR_CONF				0x03	
	0	adv_power_save	always	enabled). Name aps_off	Description Advanced power save disabled (fast clk always enabled). Advanced power mode enabled (slow clk is active when no measurement is ongoing.)	0x1	RW
	1	fifo_self_wake_up		Name	ed in low power mode Description FIFO read disabled in low power mode FIFO read enabled in low power mode after FIFO interrupt is fired	0x1	RW
	2	fup_en	-	fup_off	nable Description Fast power up disabled Fast power up enabled	0x0	RW

Register (0x7D) PWR_CTRL

DESCRIPTION: Power mode control register

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descri	ption		Reset	Access
0x7D		PWR_CTRL				0x00	
	0	aux_en				0x0	RW
			Value	Name	Description		
			0x00	aux_off	Disables the Auxiliary sensor.		
			0x01	aux_on	Enables the Auxiliary sensor.		
	1	gyr_en				0x0	RW
			Value	Name	Description		
			0x00	gyr_off	Disables the Gyroscope.		
			0x01	gyr_on	Enables the Gyroscope.		
	2	acc_en				0x0	RW
			Value	Name	Description		
			0x00	_	Disables the Accelerometer.		
			0x01	acc_on	Enables the Accelerometer.		
	3	temp_en				0x0	RW
			Value	Name	Description		
			0x00	temp_of	f Disables the Temperature		
					sensor.		
			0x01	temp_or	n Enables the Temperature		
					sensor.		

Register (0x7E) CMD

DESCRIPTION: Command Register

RESET: 0x00

Address	Bit	Name	Descri	ption		Reset	Access
0x7E		CMD				0x00	
	70	cmd	return (Name g_trigger usr_gain nvm_prog fifo_flush	Is (Note: Register will always result): Description Trigger special gyro operations. Starts user defined command 0. Writes the NVM backed registers into NVM Clears FIFO content Triggers a reset, all user configuration settings are overwritten with their default state	0x0	W

6. Digital Interfaces

6.1. Interfaces

Beside the standard primary interface (I2C and SPI configurable), where sensor acts as a slave to the application processor the IMU device supports a secondary interface. The secondary interface can be configured as either auxiliary interface (I2C master) or OIS interface (SPI slave). See picture below. Both secondary configurations work independent of the primary interface configuration, i.e. I2C or SPI between the device and application processor.

If the secondary interface is configured as an auxiliary interface, the device can be connected to an external sensor (e.g. a magnetometer) in order to build a 9-DoF solution. Then the device will act as a master to the external sensor, reading the sensor data automatically and providing it to the application processor via the primary interface.

Alternatively, the secondary interface can be used as OIS interface to connect to an external OIS control unit. The OIS control unit acts as a master and device as slave.




Figure 9: Digital Interfaces

6.2. Primary Interface

By default, the device operates in I2C mode. The device interface can also be configured to operate in a SPI 4-wire configuration. It can also be re-configured by software to work in 3-wire mode instead of 4-wire mode.

All three possible digital interfaces share partly the same pins. The mapping for the primary interface of device is given in the following table:

Table 17: Mapping for primary interface

PIN# NAME		I/O TYPE	DESCRIPTION	CONNECT TO PRIMARY INTERFACE				
				IN SPI4W	IN SPI3W	IN I2C		
1	SDO	Digital I/O	SDO Serial data output in SPI 4W I2C Address bit-0 select in PC mode	SDO	DNC	GND for default 12C addr.		
4	INT1	Digital 1/0	Interrupt pin 1	INT1	INT1	INT1		
9	INT2	Digital 1/0	Interrupt pin 2	INT2	INT2	INT2		
12	CSB	Digital in	Chip select for SPI mode	CSB	CSB	VDDIO (preferred) or DNC		
13	SCx	Digital in	SCK for SPI serial dock SCL for PC serial dock	SCK	SCK	SCL		
14	SDx	Digital I/O	SDA serial data 1/0 in PC SDI serial data input in SPI 4W SDA serial data 1/0 in SPI 3W	SDI	SDA	SDA		

^{*} INT1 and/or INT2 can also be configured as an input in case the external data synchronization in FIFO is used. If INT1 and/or INT2 are not used, please do not connect them (DNC).

The following table shows the electrical specifications of the interface pins: Note: Values are target values and will be verified during characterization.

Table 18: Electrical specifications of the interface pins

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Pull-up Resistance, CSB pin	R _{up}	Internal Pull-up Resistance to VDDIO	75	100	140	kΩ
Input Capacitance	Cin				5	pF
I ² C Bus Load Capacitance (max. drive capability)	C _{I2C_Load}				400	pF

6.3. Primary Interface Digital Protocol Selection

The protocol is automatically selected based on the chip select CSB pin behavior after power-up.

After reset / power-up, device's primary interface is in I2C mode. If CSB is connected to VDDIO during power-up and not changed, the primary interface works in I2C mode. For using I2C, it is recommended to hard-wire the CSB line to VDDIO. Since power-on-reset is only executed when, both VDD and VDDIO are established, there is no risk of incorrect protocol detection due to power-up sequence.

If CSB sees a rising edge after power-up, the device interface switches to SPI until a reset or the next power-up occurs. Therefore, a CSB rising edge is needed before starting the SPI communication. Hence, it is recommended to perform a SPI single read of register CHIP_ID (the obtained value will be invalid) before the actual communication start, in order to use the SPI interface.

If toggling of the CSB bit is not possible without data communication, there is an addition the spi_en bit in register NV_CONF, which can be used to permanently set the primary interface to SPI without the need to toggle the CSB pin at every power-up or reset.


6.4. Primary Interface SPI

The timing specification for SPI of the device is given in the following table: Note: values are target values and will be verified during characterization.

SPI timing, valid at $V_{DDIO} \ge 1.62V$

Table 19: Timing specifications for SPI

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNITS
Clock Frequency	f _{SPI}	Max. Load on SDI or SDO = 30pF, $V_{DDIO} \ge 1.62 \text{ V}$		10	MHz
		$V_{DDIO} < 1.62V$		7	MHz
SCK Low Pulse	t sckl	V _{DDIO} >=1.62 V	45		ns
SCK High Pulse	t sckh	V _{DDIO} >=1.62 V	45		ns
SCK Low Pulse	t sckl	V _{DDIO} <1.62V		66	ns
SCK High Pulse	tscкн	V _{DDIO} <1.62V		66	ns
SDI Setup Time	t _{SDI_setup}		20		ns
SDI Hold Time	t _{SDI_hold}		20		ns
SDO Output Delay	tsdo_od	Load = 30pF, V _{DDIO} ≥ 1.62V		30	ns
CSB Setup Time	t _{CSB_setup}		40		ns
CSB Hold Time	tcsB_hold		40		ns
Idle time after write and read access in normal mode or fast startup mode	tIDLE_wr_act		2		μs
Idle time between write accesses in suspend mode, low-power mode	tIDLE_wacc_sum		450		μs







Figure 10: SPI timing diagram

The SPI interface of the device is compatible with two modes, '00' [CPOL = '0' and CPHA = '0'] and '11' [CPOL = '1' and CPHA = '1']. The automatic selection between '00' and '11' is controlled based on the value of SCK after a falling edge of CSB.

Two configurations of the SPI interface are supported by device: 4-wire and 3-wire. The same protocol is used by both configurations. The device operates in 4-wire configuration by default. It can be switched to 3-wire configuration by writing IF_CONF.spi3 = 0b1. Pin SDX is used as the common data pin in 3-wire configuration.


For single byte read as well as write operations, 16-bit protocols are used. device also supports multiplebyte read and write operations. In SPI 4-wire configuration CSB (chip select low active), SCX (as SCK for serial clock), SDX (as SDI for serial data input), and SDO (serial data output) pins are used. The communication starts when the CSB is pulled low by the SPI master and stops when CSB is pulled high. SCK is also controlled by SPI master. SDI and SDO are driven at the falling edge of SCK and should be captured at the rising edge of SCK.

The basic write operation waveform for 4-wire configuration is depicted in the following figure. During the entire write cycle SDO remains in high-impedance state.




4-wire basic SPI write sequence (mode '00')

Multiple write operations are possible by keeping CSB low and continuing the data transfer. Only the first register's address has to be placed in SDX. Addresses are automatically incremented after each write access as long as CSB stays active low. The principle of multiple write is shown in figure below:



The basic read operation waveform for 4-wire configuration is depicted in the figure below. Please note that the first byte received from the device via the SDO line correspond to a dummy byte and the 2^{nd} byte correspond to the value read out of the specified register address. That means, for a basic read operation two bytes have to be read and the first has to be dropped and the second byte must be interpreted.



4-wire basic SPI read sequence (mode '00')

The data bits are used as follows:

R/W: Read/Write bit. When 0, the data SDI is written into the chip. When 1, the data SDO from the chip is read.


AD6-AD0: Register address

DI7-DI0: When in write mode, these are the data SDI, which will be written into the address. DO7-DO0: When in read mode, these are the data SDO, which are read from the address.


Multiple read operations are possible by keeping CSB low and continuing the data transfer. Only the first register address has to be written. Addresses are automatically incremented after each read access as long as CSB stays active low. Please note that the first byte received from the device via the SDO line corresponds to a dummy byte and the 2nd byte corresponds to the value read out of the specified register address. The successive bytes read out correspond to values of incremented register addresses. That means, for a multiple read operation of n bytes, n+1 bytes have to be read, the first has to be dropped and the successive bytes must be interpreted.

In SPI 3-wire configuration CSB (chip select low active), SCX (as SCK for serial clock), and SDX (as SDA for serial data input and output) pins are used. While SCK is high, the communication starts when the CSB is pulled low by the SPI master and stops when CSB is pulled high. SCK is controlled by SPI master. SDI is driven (when used as input of the device) at the falling edge of SCK and should be captured (when used as the output of the device) at the rising edge of SCK.

The protocol as such is the same in 3-wire configuration as it is in 4-wire configuration. The basic operation for read and write access for 3-wire configuration is depicted in the figure below:



3-wire basic SPI write sequence (mode '11')



3-wire basic SPI read sequence (mode '00')

6.5. Primary Interface I²C

The I²C bus uses SCX (as SCL for serial clock) and SDX (as SDA for serial data input and output) signal lines. Both lines are connected to V_{DDIO} externally via pull-up resistors so that they are pulled high when the bus is free.

The default I²C address of the device is 0b1101000 (0x68). It is used if the SDO pin is pulled to 'GND'. The alternative address 0b1101001 (0x69) is selected by pulling the SDO pin to 'VDDIO'.


The I²C interface of device is compatible with the I²C Specification UM10204 Rev. 03 (19 June 2007), available at http://www.nxp.com. The device supports I²C standard mode (100kHz), fast mode (400kHz) and fast mode plus (1000kHz). Only 7-bit address mode is supported.

The device supports **fast mode plus I²C mode** that allows using clock frequencies up to 1 MHz. In this mode all timings of the fast mode apply and it additionally supports clock frequencies up to 1MHz.

The timing specification for I²C of the device is given in the following table: Note: values are target values and will be verified during characterization.

Table 20: Timing specification for I²C of the device

PARAMETER	SYMBOL	CONDITION	MIN	MAX	Units
Clock Frequency	f _{SCL}			1000	kHz
SCL Low Period	t _{LOW}		1.3		μs
SCL High Period	t HIGH		0.6		
SDA Setup Time	tsudat		0.1		
SDA Hold Time	t _{HDDAT}		0.0		
Setup Time for a repeated Start Condition	tsusta		0.6		
Hold Time for a Start Condition	t hdsta		0.6		
Setup Time for a Stop Condition	tsusто		0.6		
Time before a new	t _{BUF}	low power mode	400		
Transmission can start		normal mode	1.3		
Idle time between write accesses in normal mode, fast startup mode	tIDLE_wacc_nm		2		
Idle time between write accesses in suspend mode, low-power mode	tIDLE_wacc_sum		450		



The figure below shows the definition of the I²C timings given in the above table:

Figure 11: I'C timing diagram

The I2C protocol works as follows:

START: Data transmission on the bus begins with a high to low transition on the SDA line while SCL is held high (start condition (S) indicated by I²C bus master). Once the START signal is transferred by the master, the bus is considered busy.

STOP: Each data transfer should be terminated by a Stop signal (P) generated by master. The STOP condition is a low to high transition on SDA line while SCL is held high.

ACKS: Each byte of data transferred must be acknowledged. It is indicated by an acknowledge bit sent by the receiver. The transmitter must release the SDA line (no pull down) during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

In the following diagrams these abbreviations are used:

S Start P Stop

ACKS Acknowledge by slave
ACKM Acknowledge by master
NACKM Not acknowledge by master

RW Read / Write

A START immediately followed by a STOP (without SCL toggling from 'VDDIO' to 'GND') is not supported. If such a combination occurs, the STOP is not recognized by the device.

I²C write access:

IPC write access can be used to write a data byte in one sequence.

The sequence begins with start condition generated by the master, followed by 7 bits slave address and a write bit (RW = 0). The slave sends an acknowledge bit (ACKS = 0) and releases the bus. Then the master sends the one byte register address. The slave again acknowledges the transmission and waits for the 8 bits of data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Example of an I²C write access:

Start			Slav	/e Ad	lress			R/W	ACK			Register address (0x41) ACK Register data (0x01)					ACK	Stop										
S	1	1	0	1	0	0	0	0	0	X	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	Р
	Mas Slav																											

I2C write


Multi-byte writes are supported without restriction on normal registers with auto-increment as well as on special registers with address trap.

I²C read access:

I²C read access can be used to read one or multiple data bytes in one sequence.

A read sequence consists of a one-byte IPC write phase followed by the IPC read phase. The two parts of the transmission must be separated by a repeated start condition (S). The IPC write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (RW = 1). Then the master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACKM = 0) to enable further data transfer. A NACKM (ACKM = 1) from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and, therefore, more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified since the latest I^2C write command. By default the start address is set at 0x00. In this way repetitive multi-bytes reads from the same starting address are possible.




In order to prevent the I²C slave of the device to lock-up the I²C bus, a watchdog timer (WDT) is implemented. The WDT observes internal I²C signals and resets the I²C interface if the bus is locked-up by the device. The activity and the timer period of the WDT can be configured through the bits NV_CONF.i2c_wdt_en and NV_CONF.i2c_wdt_sel.

SPI and I2C Access Restrictions

In order to allow for the correct internal synchronization of data written to the device, certain access restrictions apply for consecutive write accesses or a write/read sequence through the SPI as well as I2C interface. The required waiting period depends on whether the device is operating in normal mode or other modes.

As illustrated in the figure below, an interface idle time of at least 2µs is required following a write operation when the device operates in normal mode. In suspend mode an interface idle time of least 450µs is required.



Post-Write Access Timing Constraints

6.6. Secondary Interface

The secondary interface can be used in **either** of the following two configurations:

- Auxiliary interface (I2C master) for connecting an external sensor:
 In this case, the secondary interface is used as a two-wire I2C interface (ASDX and ASCX pins) where an external sensor like a magnetometer can be connected as a slave to the device.

 Typical application is connecting a Bosch Sensortec geomagnetic sensor like BMM150.
- OIS interface (SPI slave) for connecting to OIS control unit
 In this case, the secondary interface is used as an SPI interface where an external controller can be connected as a master to the device. External controller can be an OIS control unit.

The mapping of the device pins for secondary interface usage is given in following table:

PIN#	NAME	I/O TYPE	DESCRIPTION	CONNECTION TO SECONDARY INTERFACE				
				OIS SPI 4W	OIS SPI 3W	AUXILIARY I2C		
2	ASDX	Digital I/O	Aux interface / OIS interface	SDI	SDA	SDA		
3	ASCX	Digital I/O	Aux interface / OIS interface	SCK	SCK	SCL		
10	OCSB	Digital in	OIS interface	CSB	CSB	DNC		
11	OSDO	Digital out	OIS interface	SDO	DNC	DNC		

Table 21: Mapping of the device pins for secondary interface

Auxiliary Interface

The device allows attaching an external sensor (e.g. magnetometer) to the secondary interface. The connection diagrams for the auxiliary interface are depicted in the section 7.3. The timings of the secondary I2C interface are the same as for the primary I2C interface, see section 6.5.

The device acts as a master of the secondary interface, controls the data acquisition of the external sensor (slave of the secondary interface) and presents the data to the application processor (AP) in the user registers of the device through the primary interface. No external pull-up resistors need to be connected, since an internal pull-up register can be configured through AUX IF TRIM.asda_pupsel. No additional I2C master or slave devices can be attached to the magnetometer interfaces.

The device autonomously reads out the sensor data from the external sensor without intervention of the application processor and stores the data in its data registers (per default) and FIFO (see Register FIFO_CONFIG_1.fifo_aux_en). The initial setup of the external sensor after power-on is done through indirect addressing in the device.

For more information about the usage of auxiliary interface see Section 4.10.


OIS Interface

The device can support optical image stabilization (OIS) applications with the secondary interface. The interface is used for direct access to pre-filtered gyroscope and accelerometer data with minimum latency. Pre-filter gyroscope data is available at ODR of 6.4kHz and accelerometer data with ODR 1.6kHz. OIS SPI interface supports 3wire and 4wire modes. The timing of OIS SPI interface is same as for the primary SPI interface described in section 6.4.


For more information about the usage of the OIS interface see Section 4.11.

7. Pinout and Connection Diagram

7.1. Pin-out



Pin-out top view



Pin-out bottom view

Table 22: Pin-out and pin connections

PIN#				CONNECT TO					
		Түре			IN SPI 4W	IN SPI 3W	IN I2C		
1	SDO	Digital I/O	Primary	SDO Serial data output in SPI 4W I2C Address bit-0 select in I2C mode	SDO	DNC	GND for default I2C address		
2	ASDx	Digital I/O	Secondary	Aux interface / OIS interface**	VDDIO or DNC or Aux SDA or OIS SDI	VDDIO or DNC or Aux SDA or OIS SDI	VDDIO or DNC or Aux SDA or OIS SDI		
3	ASCx	Digital I/O	Secondary	Aux interface / OIS interface**	VDDIO or DNC or Aux SCL or OIS SCK	VDDIO or DNC or Aux SCL or OIS SCK	VDDIO or DNC or Aux SCL or OIS SCK		
4	INT1	Digital I/O	-	Interrupt pin 1*	INT1	INT1	INT1		
5	VDDIO	Supply		Digital I/O supply voltage (1.2 3.6V)	VDDIO	VDDIO	VDDIO		
6	GNDIO	Ground	-	Ground for I/O	GNDIO	GNDIO	GNDIO		
7	GND	Ground	-	Ground for digital & analog	GND	GND	GND		
8	VDD	Supply		Power supply analog & digital domain (1.71V – 3.6V)	VDD	VDD	VDD		
9	INT2	Digital I/O	-	Interrupt pin 2 *	INT2	INT2	INT2		
10	OCSB	Digital in	Secondary	OIS interface	DNC*** or OIS CSB	DNC*** or OIS CSB	DNC*** or OIS CSB		
11	OSDO	Digital out	Secondary	OIS interface	DNC*** or OIS SDO	DNC*** or OIS SDO	DNC*** or OIS SDO		
12	CSB	Digital in	Primary	Chip select for SPI mode	CSB	CSB	VDDIO(preferred) or DNC		

13	SCx	Digital in	Primary	SCK for SPI serial clock SCL for I ² C serial clock	SCK	SCK	SCL
14	SDx	Digital I/O	Primary	SDA serial data VO in I2C SDI serial data input in SPI 4W SDA serial data VO in SPI 3W	SDI	SDIO	SDA

^{*)} If INT1 and/or INT2 are not used, please do not connect them (DNC). INT1 and/or INT2 can also be configured as input in case the external data synchronization of FIFO is used.


^{**)} If secondary interface is unused, ASDX and ASCX can be connected to VDDIO or left unconnected. Do not connect to GND.

^{***)} Can be tied to GND only if register <u>IF_CONF.ois_en</u> = 0


7.2. Connection Diagrams without Secondary Interface

It is recommended to use 100nF decoupling capacitors at pin 5 (VDDIO) and pin 8 (VDD).


Primary: 3wire SPI Secondary: None



Primary: 4wire SPI Secondary: None



Primary: I2C Secondary: None




Here SA0 = I2C slave address bit-0 select


7.3. Connection Diagrams with I2C Auxiliary Interface

It is recommended to use 100nF decoupling capacitors at pin 5 (VDDIO) and pin 8 (VDD).


Primary: 3wire SPI Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)



Primary: 4wire SPI Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)




Primary: I2C Secondary: Auxiliary interface I2C (e.g. BMM150 sensor)




7.4. Connection Diagrams with OIS Interface

It is recommended to use 100nF decoupling capacitors at pin 5 (VDDIO) and pin 8 (VDD).


Primary: 3wire SPI Secondary: 4 wire SPI for OIS interface




Primary: 3wire SPI Secondary: 3 wire SPI for OIS interface




Primary: 4wire SPI Secondary: 4 wire SPI for OIS interface




Primary: 4wire SPI Secondary: 3 wire SPI for OIS interface



Primary: I2C Secondary: 4 wire SPI for OIS interface




Primary: I2C Secondary: 3 wire SPI for OIS interface



I2C primary and 3 wire SPI for OIS interface

8. Package

8.1. Package outline dimensions



8.2. Sensing axis orientation

If the sensor is accelerated and/or rotated in the indicated directions, the corresponding channels of the device will deliver a positive acceleration and/or yaw rate signal (dynamic acceleration). If the sensor is at rest without any rotation and the force of gravity is acting contrary to the indicated directions, the output of the corresponding acceleration channel will be positive and the corresponding gyroscope channel will be "zero" (static acceleration).

Example: If the sensor is at rest or at uniform motion in a gravity field according to the figure given below, the output signals are:

± 0g for the X ACC channel


• ± 0g for the Y ACC channel

+ 1g for the Z ACC channel

and \pm 0%sec for the Ω_X GYR channel

and \pm 0%sec for the Ω_Y GYR channel

and \pm 0%sec for the Ω_Z GYR channel



Definition of sensing axes orientation


The following table lists all corresponding output signals on X, Y, and Z while the sensor is at rest or at uniform motion in a gravity field under assumption of a ±4g range setting, a 16 bit resolution, and a top down gravity vector as shown above.

Sensor Orientation (gravity vector↓)	•	•	•	•	unrioht	fılginqu
Output Signal X	0g/0 LSB	1g/8192 LSB	0g/0 LSB	-1g/-8192 LSB	0g/0 LSB	0g/0 LSB
Output Signal Y	-1g/-8192 LSB	0g/0 LSB	1g/8192 LSB	0g/0 LSB	0g/0 LSB	0g/0 LSB
Output Signal Z	0g/0 LSB	0g/0 LSB	0g/0 LSB	0g/0 LSB	1g/8192 LSB	-1g/-8192 LSB

If the sensor axes coordinates do not match the platforms axes coordinates, then axis remapping is required. For the accelerometer and gyroscope data, the axes remapping needs to be implemented in the applications processor's driver. For the interrupt features to work properly, axes remapping information must be written to configuration registers of the device. Axes remapping is supported via most interrupt features in a configuration registers, which applies to the feature algorithms.

8.3. Landing pattern recommendation

The following landing pad recommendation is given for maximum stability of the solder connections.



8.4. Marking

Mass production

Labeling	Name	Symbol	Remark
	Internal Code	L	1 alphanumeric digit, fixed, L ≠ "E" L = "P" or "L", internal use
• VL	Product Identifier	V	1 alphanumeric digit, fixed, V = "5" to identify BMI2xy product family
CCC	Counter ID	CCC	3 alphanumeric digits, variable to generate trace-code.
	Pin 1 identifier top side	•	

Engineering samples

Labeling	Name	Symbol	Remark
	Eng. sample ID	L, N	2 alphanumeric digit, fixed, L = "E" to identify engineering sample, N = "L" or "C"
● VL	Product Identifier	V	1 alphanumeric digit, fixed, V = "P" or "L" to identify BMI2xy product family
NCC	Counter ID	СС	2 alphanumeric digits, variable Internal revision ID
	Pin 1 identifier top side	•	

8.5. Soldering guidelines


The moisture sensitivity level of the device corresponds to JEDEC Level 1, see also

- IPC/JEDEC J-STD-020C "Joint Industry Standard: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices"
- IPC/JEDEC J-STD-033A "Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices"

The sensor fulfils the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, i.e. reflow soldering with a peak temperature T_p up to 260°C.

Profile Feature	Pb-Free Assembly
Average ramp-up rate (Tsmax to Tp)	3° C/second max.
Preheat - Temperature Min (Ts _{min}) - Temperature Max (Ts _{max}) - Time (Ts _{min} to Ts _{max}) (ts)	150 °C 200 °C 60-180 seconds
	217 °C 60-150 seconds
Peak Temperature (Tp)	See Table 4.2
Time within 5°C of actual Peak Temperature (tp) ²	20-40 seconds 260 °C
Ramp-down Rate	6 -C/second max.
Time 25°C to Peak Temperature	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface. **Note 2**: Time within 5 °C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.



8.6. Handling instructions

Micromechanical sensors are designed to sense acceleration with high accuracy even at low amplitudes and contain highly sensitive structures inside the sensor element. The MEMS sensor can tolerate mechanical shocks up to several thousand g's. However, these limits might be exceeded in conditions with extreme shock loads such as e.g. hammer blow on or next to the sensor, dropping of the sensor onto hard surfaces etc.

We recommend to avoid g-forces beyond the specified limits during transport, handling and mounting of the sensors in a defined and qualified installation process.

This device has built-in protections against high electrostatic discharges or electric fields (e.g. 2kV HBM); however, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

8.7. Environmental safety

The device meets the requirements of the EC restriction of hazardous substances (RoHS) directive, see also:

Directive 2002/95/EC of the European Parliament and of the Council of 8 September 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Halogen content

The device is halogen-free. For more details on the corresponding analysis results please contact your Bosch Sensortec representative.

Internal package structure

Within the scope of Bosch Sensortec's ambition to improve its products and secure the mass product supply, Bosch Sensortec qualifies additional sources (e.g. 2nd source) for the LGA package of the device.

While Bosch Sensortec took care that all of the package parameters as described above are 100% identical for all sources, there can be differences in the chemical content and the internal structure between the different package sources.

However, as secured by the extensive product qualification process of Bosch Sensortec, this has no impact to the usage or to the quality of the device.

9. Legal disclaimer

9.1. Engineering samples

Engineering Samples are marked with an asterisk (*) or (e). Samples may vary from the valid technical specifications of the product series contained in this data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples.

9.2. Product use

Bosch Sensortec products are developed for the consumer goods industry. They are not designed or approved for use in military applications, life-support appliances, safety-critical automotive applications and devices or systems where malfunctions of these products can reasonably be expected to result in personal injury. They may only be used within the parameters of this product data sheet.

The resale and/or use of products are at the Purchaser's own risk and the Purchaser's own responsibility.

The Purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of this product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims.

The Purchaser accepts the responsibility to monitor the market for the purchased products, particularly with regard to product safety, and inform Bosch Sensortec without delay of any security relevant incidents.

9.3. Application examples and hints

With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made.

10. Document history and modification

Rev. No	Chapter	Description of modification/changes	Date
0.9	-	Preliminary version	29-Feb-2019
1.0	6.5	Туро	17-May-2019



Bosch Sensortec GmbH

Gerhard-Kindler-Straße 9 72770 Reutlingen/ Germany

contact@bosch-sensortec.com www.bosch-sensortec.com

Modifications reserved Specifications subject to change without notice Document number: BST-BMI270-DS000-02 Revision_1.0_052019