

# **SHARC Processor**

# ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

#### **SUMMARY**

High performance signal processor for communications, graphics and imaging applications

**Super Harvard Architecture** 

4 independent buses for dual data fetch, instruction fetch, and nonintrusive I/O

32-bit IEEE floating-point computation units—multiplier, ALU, and shifter

Dual-ported on-chip SRAM and integrated I/O peripherals—a complete system-on-a-chip

**Integrated multiprocessing features** 

240-lead thermally enhanced MQFP\_PQ4 package, 225-ball plastic ball grid array (PBGA), 240-lead hermetic CQFP package

**RoHS compliant packages** 

#### **KEY FEATURES—PROCESSOR CORE**

40 MIPS, 25 ns instruction rate, single-cycle instruction execution

120 MFLOPS peak, 80 MFLOPS sustained performance Dual data address generators with modulo and bit-reverse addressing)

Efficient program sequencing with zero-overhead looping: Single-cycle loop setup

IEEE JTAG Standard 1149.1 Test Access Port and on-chip emulation

32-bit single-precision and 40-bit extended-precision IEEE floating-point data formats or 32-bit fixed-point data format




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

#### Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2010 Analog Devices, Inc. All rights reserved.

#### **PARALLEL COMPUTATIONS**

Single-cycle multiply and ALU operations in parallel with dual memory read/writes and instruction fetch

Multiply with add and subtract for accelerated FFT butterfly computation

#### **UP TO 4M BIT ON-CHIP SRAM**

Dual-ported for independent access by core processor and DMA

#### **OFF-CHIP MEMORY INTERFACING**

4 gigawords addressable

Programmable wait state generation, page-mode DRAM support

### **DMA CONTROLLER**

10 DMA channels for transfers between ADSP-2106x internal memory and external memory, external peripherals, host processor, serial ports, or link ports

Background DMA transfers at up to 40 MHz, in parallel with full-speed processor execution

# HOST PROCESSOR INTERFACE TO 16- AND 32-BIT MICROPROCESSORS

Host can directly read/write ADSP-2106x internal memory and IOP registers

#### **MULTIPROCESSING**

Glueless connection for scalable DSP multiprocessing architecture

Distributed on-chip bus arbitration for parallel bus connect of up to six ADSP-2106xs plus host

Six link ports for point-to-point connectivity and array multiprocessing

240 MBps transfer rate over parallel bus 240 MBps transfer rate over link ports

#### **SERIAL PORTS**

Two 40 Mbps synchronous serial ports with companding hardware

Independent transmit and receive functions

Table 1. ADSP-2106x SHARC Processor Family Features

Feature	ADSP-21060	ADSP-21062	ADSP-21060L	ADSP-21062L	ADSP-21060C	ADSP-21060LC
SRAM	4M bits	2M bits	4M bits	2M bits	4M bits	4M bits
Operating Voltage	5 V	5 V	3.3 V	3.3 V	5 V	3.3 V
Instruction Rate	33 MHz 40 MHz					
Package	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	CQFP	CQFP

# **CONTENTS**

· · · · · · · · · · · · · · · · · · ·		
Summary 1	External Power Dissipation (5 V)	17
Revision History	ADSP-21060L/ADSP-21062L Specifications	18
General Description	Operating Conditions (3.3 V)	18
SHARC Family Core Architecture	Electrical Characteristics (3.3 V)	18
Memory and I/O Interface Features 5	Internal Power Dissipation (3.3 V)	19
Development Tools	External Power Dissipation (3.3 V)	20
Evaluation Kit	Absolute Maximum Ratings	20
Designing an Emulator-Compatible DSP Board	ESD Caution	21
(Target) 9	Package Marking Information	21
Additional Information	Timing Specifications	21
Related Signal Chains	Test Conditions	48
Pin Function Descriptions	Environmental Conditions	51
Target Board Connector for EZ-ICE Probe	225-Ball PBGA Ball Configuration	52
ADSP-21060/ADSP-21062 Specifications	240-Lead MQFP_PQ4/CQFP Pin Configuration	
Operating Conditions (5 V)	Outline Dimensions	
Electrical Characteristics (5 V)	Surface-Mount Design	61
Internal Power Dissipation (5 V)	Ordering Guide	
REVISION HISTORY		
8/10—Rev. F to Rev. G		
Added new section, Related Signal Chains9		

-,	
Added new section, Related Signal Chains	9
Revised Table 14	25
Revised Table 15	26
Revised Table 28	43
Clarification of Table 41 Title	54
Clarification of Table 42 Title	55
Changes to Ordering Guide	62

## **GENERAL DESCRIPTION**

The ADSP-2106x SHARC®—Super Harvard Architecture Computer—is a 32-bit signal processing microcomputer that offers high levels of DSP performance. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 2 shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including up to 4M bit SRAM memory (see Table 1), a host processor interface, DMA controller, serial ports and link port, and parallel bus connectivity for glueless DSP multiprocessing.

Table 2. Benchmarks (at 40 MHz)

Benchmark Algorithm	Speed	Cycles
1024 Point Complex FFT (Radix 4, with reversal)	0.46 μs	18,221
FIR Filter (per tap)	25 ns	1
IIR Filter (per biquad)	100 ns	4
Divide (y/x)	150 ns	6
Inverse Square Root	225 ns	9
DMA Transfer Rate	240 Mbytes/s	

The ADSP-2106x continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram on Page 1 illustrates the following architectural features:

- Computation units (ALU, multiplier and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- · Interval timer
- · On-chip SRAM
- External port for interfacing to off-chip memory and peripherals
- · Host port and multiprocessor Interface
- · DMA controller

- · Serial ports and link ports
- JTAG Test Access Port




Figure 2. ADSP-2106x System Sample Configuration

#### **SHARC FAMILY CORE ARCHITECTURE**

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core. The ADSP-2106x processors are code- and function-compatible with the ADSP-21020.

### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

#### **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-2106x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1 on Page 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The ADSP-2106x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### **Data Address Generators with Hardware Circular Buffers**

The ADSP-2106x's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-2106x contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance and simplifying implementation. Circular buffers can start and end at any memory location.

### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-2106x can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### **MEMORY AND I/O INTERFACE FEATURES**

The ADSP-2106x processors add the following architectural features to the SHARC family core.

### **Dual-Ported On-Chip Memory**

The ADSP-21062/ADSP-21062L contains two megabits of onchip SRAM, and the ADSP-21060/ADSP-21060L contains 4M bits of on-chip SRAM. The internal memory is organized as two equal sized blocks of 1M bit each for the ADSP-21062/ADSP-21062L and two equal sized blocks of 2M bits each for the ADSP-21060/ADSP-21060L. Each can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

On the ADSP-21062/ADSP-21062L, the memory can be configured as a maximum of 64k words of 32-bit data, 128k words of 16-bit data, 40k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to two megabits. All of the memory can be accessed as 16-bit, 32-bit, or 48-bit words.

On the ADSP-21060/ADSP-21060L, the memory can be configured as a maximum of 128k words of 32-bit data, 256k words of 16-bit data, 80k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to four megabits. All of the memory can be accessed as 16-bit, 32-bit or 48-bit words.

A 16-bit floating-point storage format is supported, which effectively doubles the amount of data that can be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-2106x's external port.

### **On-Chip Memory and Peripherals Interface**

The ADSP-2106x's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-2106x's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-2106x provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

#### **Host Processor Interface**

The ADSP-2106x's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-2106x's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-2106x's external bus with the host bus request ( $\overline{HBR}$ ), host bus grant ( $\overline{HBG}$ ), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-2106x, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.




Figure 3. Shared Memory Multiprocessing System

#### **DMA Controller**

The ADSP-2106x's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.


DMA transfers can occur between the ADSP-2106x's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory, or I/O transfers). Four additional link port DMA channels are shared with Serial Port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can

control two DMA channels using DMA request/grant lines (DMAR1–2, DMAG1–2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

### Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240M bytes/s over the link ports or external port. Broadcast writes allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.



NOTE: BANK SIZES ARE SELECTED BY MSIZE BITS IN THE SYSCON REGISTER

Figure 4. Memory Map

#### **Link Ports**

The ADSP-2106x features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer eight bits of data per cycle. Linkport I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240M bytes/s. Link port data is packed into 32- or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

#### **Program Booting**

The internal memory of the ADSP-2106x can be booted at system power-up from an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the BMS (boot memory select), EBOOT (EPROM Boot), and LBOOT (link/host boot) pins. 32-bit and 16-bit host processors can be used for booting. The processor also supports a no-boot mode in which instruction execution is sourced from the external memory.

#### **DEVELOPMENT TOOLS**

The ADSP-2106x is supported by a complete set of CROSSCORE software development tools, including Analog Devices emulators and VisualDSP++ development environment. The same emulator hardware that supports other SHARC processors also fully emulates the ADSP-2106x.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ runtime library that includes DSP and mathematical functions. A key point for these tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The ADSP-2106x SHARC DSP has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting

the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- · Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the ADSP-2106x development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits:

- Control in how the development tools process inputs and generate outputs
- Maintenance of a one-to-one correspondence with the tools' command line switches

The VisualDSP++ kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

Use the expert linker to visually manipulate the placement of code and data on the embedded system. View memory utilization in a color-coded graphical form, easily move code and data to different areas of the DSP or external memory with a drag of the mouse, and examine run-time stack and heap usage. The

<sup>&</sup>lt;sup>†</sup>CROSSCORE is a registered trademark of Analog Devices, Inc.

<sup>&</sup>lt;sup>‡</sup>VisualDSP++ is a registered trademark of Analog Devices, Inc.

expert linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

In addition to the software development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

#### **EVALUATION KIT**

Analog Devices offers a range of EZ-KIT Lite<sup>®†</sup> evaluation platforms to use as a cost-effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit, without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom-defined system. Connecting an Analog Devices JTAG emulator to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

# DESIGNING AN EMULATOR-COMPATIBLE DSP BOARD (TARGET)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG DSP. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the EE-68: *Analog Devices JTAG Emulation Technical* 

Reference on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

#### ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2106x architecture and functionality. For detailed information on the ADSP-21000 family core architecture and instruction set, refer to the *ADSP-2106x SHARC User's Manual*, Revision 2.1.

#### **RELATED SIGNAL CHAINS**

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Application Signal Chains page in the Circuits from the Lab<sup>TM</sup> site (http://www.analog.com/signalchains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

Rev. G | Page 9 of 64 | August 2010

<sup>†</sup>EZ-KIT Lite is a registered trademark of Analog Devices, Inc.

## PIN FUNCTION DESCRIPTIONS

The ADSP-2106x pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{TRST}}$ ).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR31–0, DATA47–0, FLAG3–0, and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ , ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3–0, LxCLK, LxACK, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

Table 3. Pin Descriptions

Pin	Туре	Function
ADDR31-0	I/O/T	<b>External Bus Address.</b> The ADSP-2106x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/write of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-2106x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA47-0	I/O/T	<b>External Bus Data.</b> The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47–16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47–8 of the bus. 16-bit short word data is transferred over bits 31–16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23–16. Pull-up resistors on unused DATA pins are not necessary.
MS3-0	О/Т	Memory Select Lines. These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-2106x's system control register (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring, the MS3-0 lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the MS3-0 lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe.</b> This pin is asserted (low) when the ADSP-2106x reads from external memory devices or from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert $\overline{\text{RD}}$ to read from the ADSP-2106x's internal memory. In a multiprocessing system, $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-2106xs.
WR	I/O/T	<b>Memory Write Strobe.</b> This pin is asserted (low) when the ADSP-2106x writes to external memory devices or to the internal memory of other ADSP-2106xs. External devices must assert WR to write to the ADSP-2106x's internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other ADSP-2106xs.
PAGE	O/T	<b>DRAM Page Boundary.</b> The ADSP-2106x asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-2106x's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master
ADRCLK	O/T	Clock Output Reference. In a multiprocessing system, ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-2106xs). The ADSP-2106x asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-2106x(s).

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

Table 3. Pin Descriptions (Continued)

Pin	Туре	Function
ACK	I/O/S	<b>Memory Acknowledge.</b> External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-2106x deasserts ACK as an output to add waitstates to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its
SBTS	I/S	ACK pin that maintains the input at the level to which it was last driven. <b>Suspend Bus Three-State.</b> External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller.
IRQ2-0	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3-0	I/O/A	<b>Flag Pins.</b> Each is configured via control bits as either an input or output. As an input, they can be tested as a condition. As an output, they can be used to signal external peripherals.
TIMEXP	0	<b>Timer Expired.</b> Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	Host Bus Request. This pin must be asserted by a host processor to request control of the ADSP-2106x's external bus. When HBR is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert HBG. To relinquish the bus, the ADSP-2106x places the address, data, select and strobe lines in a high impedance state. HBR has priority over all ADSP-2106x bus requests BR6-1 in a multiprocessing system.
HBG	I/O	Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a multiprocessing system, HBG is output by the ADSP-2106x bus master and is monitored by all others.
<del>CS</del>	I/A	<b>Chip Select.</b> Asserted by host processor to select the ADSP-2106x.
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.
DMAR2-1	I/A	DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 8).
DMAG2-1	O/T	DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 8).
BR6-1	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master-ship. An ADSP-2106x only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused BRx pins should be pulled high; the processor's own BRx line must not be pulled high or low because it is an output.
ID2-0	O (O/D)	<b>Multiprocessing ID.</b> Determines which multiprocessing bus request ( $\overline{BR1}$ – $\overline{BR6}$ ) is used by ADSP-2106x. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc. ID = 000 in single-processor systems. These lines are a system configuration selection that should be hardwired or changed at reset only.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPA	I/O (O/D)	<b>Core Priority Access.</b> Asserting its $\overline{\text{CPA}}$ pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{\text{CPA}}$ is an open drain output that is connected to all ADSP-2106xs in the system. The $\overline{\text{CPA}}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{\text{CPA}}$ pin should be left unconnected.
DTx	0	<b>Data Transmit (Serial Ports 0, 1).</b> Each DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRx	I	<b>Data Receive (Serial Ports 0, 1).</b> Each DR pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock (Serial Ports 0, 1).</b> Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock (Serial Ports 0, 1).</b> Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.

 $A = A synchronous, G = \underline{Ground}, I = \underline{Input}, O = \underline{Output}, P = \underline{Power Supply}, S = \underline{Synchronous}, (A/D) = \underline{Active Drive}, (O/D) = \underline{Open Drain}, T = \underline{Three-State} (when \underline{SBTS} is asserted, or when the ADSP-2106x is a bus slave)$ 

**Table 3. Pin Descriptions (Continued)** 

Pin	Туре	Function					
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).					
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).					
LxDAT3-0	I/O	<b>Link Port Data (Link Ports 0–5).</b> Each LxDAT pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
LxCLK	I/O	<b>Link Port Clock (Link Ports 0–5).</b> Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
LxACK	I/O	<b>Link Port Acknowledge (Link Ports 0–5).</b> Each LxACK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
EBOOT	I	<b>EPROM Boot Select.</b> When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.					
LBOOT	I	<b>Link Boot.</b> When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.					
BMS	I/OT	<b>Boot Memory Select.</b> <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired. *Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).					
		EBOOT LBOOT BMS Booting Mode					
		1 0 Output EPROM (Connect BMS to EPROM chip select.)					
		0 0 1 (Input) Host Processor					
		0 1 1 (Input) Link Port					
		0 0 (Input) No Booting. Processor executes from external memory.					
		0 1 0 (Input) Reserved 1 1 x (Input) Reserved					
CLKIN	I	Clock In. External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN should not be halted, changed, or operated below the minimum specified frequency.					
RESET	I/A	<b>Processor Reset.</b> Resets the ADSP-2106x to a known state and begins program execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.					
TCK	ı	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.					
TMS	I/S	<b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 20 $k\Omega$ internal pull-up resistor.					
TDI	I/S	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.					
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.					
TRST	I/A	<b>Test Reset (JTAG).</b> Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2106x. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.					
<b>EMU</b>	0	<b>Emulation Status.</b> Must be connected to the ADSP-2106x EZ-ICE target board connector only.					
ICSA	0	Reserved, leave unconnected.					
VDD	Р	<b>Power Supply;</b> nominally 5.0 V dc for 5 V devices or 3.3 V dc for 3.3 V devices. (30 pins).					
GND	G	Power Supply Return. (30 pins).					
NC		<b>Do Not Connect.</b> Reserved pins which must be left open and unconnected.					

 $A = A synchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when <math>\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE® Emulator uses the IEEE 1149.1JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie  $\overline{BTRST}$  to GND and tie or pull up BTCK to  $V_{DD}$ . The  $\overline{TRST}$  pin must be asserted (pulsed low) after power-up (through  $\overline{BTRST}$  on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 4.

Table 4. Core Instruction Rate/CLKIN Ratio Selection

Signal	Termination
TMS	Driven Through 22 $\Omega$ Resistor (16 mA Driver)
TCK	Driven at 10 MHz Through 22 $\Omega$ Resistor (16 mA Driver)
TRST <sup>1</sup>	Active Low Driven Through 22 $\Omega$ Resistor (16 mA Driver) (Pulled-Up by On-Chip 20 k $\Omega$ Resistor)
TDI	Driven by 22 $\Omega$ Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 k $\Omega$ Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

<sup>&</sup>lt;sup>1</sup>TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and  $\overline{EMU}$  should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 and "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual*, Revision 2.1.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference*.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems




Figure 7. JTAG Clocktree for Multiple ADSP-2106x Systems

## ADSP-21060/ADSP-21062 SPECIFICATIONS

Note that component specifications are subject to change without notice.

### **OPERATING CONDITIONS (5 V)**

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	4.75	5.25	4.75	5.25	4.75	5.25	V
$T_{CASE}$	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
$V_{IH}1^{1}$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA47–0, ADDR31–0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{IRQ}}$ 2–0, FLAG3–0,  $\overline{\text{HGB}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\overline{\text{BR6-1}}$ , ID2–0, RPBA,  $\overline{\text{CPA}}$ , TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{\text{BMS}}$ , TMS, TDI, TCK,  $\overline{\text{HBR}}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

## **ELECTRICAL CHARACTERISTICS (5 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1, 2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	4.1		V
$V_{OL}^{1, 2}$	Low Level Output Voltage	@ $V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I <sub>IH</sub> 3, 4	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
V <sub>OL</sub> <sup>1, 2</sup> I <sub>H</sub> <sup>3, 4</sup> I <sub>L</sub> <sup>3</sup>	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
Is <sup>4</sup>	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
I <sub>OZH</sub> 5, 6, 7, 8	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I <sub>OZL</sub> 5, 9	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
l <sub>ozhp</sub> 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
l <sub>ozlc</sub> <sup>7</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I <sub>OZLA</sub> <sup>10</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 V$		350	μΑ
I <sub>OZLAR</sub> <sup>8</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
l <sub>ozLS</sub> <sup>6</sup>	Three-State Leakage Current	@ $V_{DD} = Max$ , $V_{IN} = 0 V$		150	μΑ
C <sub>IN</sub> 11, 12	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	рF

<sup>&</sup>lt;sup>1</sup> Applies to output and bidirectional pins: DATA47–0, ADDR31-0,  $\overline{MS3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG3–0, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR6-1}$ , CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK,  $\overline{BMS}$ , TDO,  $\overline{EMU}$ , ICSA.

 $<sup>^2</sup>$  Applies to input pins: CLKIN,  $\overline{\text{RESET}}, \overline{\text{TRST.}}$ 

<sup>&</sup>lt;sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.

 $<sup>^{3} \</sup>text{Applies to input pins: ACK, } \overline{\text{SBTS}}, \overline{\text{IRQ2-0}}, \overline{\text{HBR}}, \overline{\text{CS}}, \overline{\text{DMAR1}}, \overline{\text{DMAR2}}, \text{ID2-0}, \text{RPBA, EBOOT, LBOOT, CLKIN, } \overline{\text{RESET}}, \text{TCK}.$ 

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA47–0, ADDR31–0,  $\overline{MS3}$ –0,  $\overline{NS3}$ 

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup> Applies to  $\overline{\text{CPA}}$  pin.

 $<sup>^8</sup>$  Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

 $<sup>^{\</sup>rm 10}{\rm Applies}$  to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

### **INTERNAL POWER DISSIPATION (5 V)**

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles

To estimate power consumption for a specific application, use the following equation where% is the amount of time your program spends in that state:

 $%PEAK\ I_{DDINPEAK} + %HIGH\ I_{DDINHIGH} + %LOW\ I_{DDINLOW} + \\ %IDLE\ I_{DDIDLE} = Power\ Consumption$ 

Parameter	Test Conditions	Max	Units	
I <sub>DDINPEAK</sub> Supply Current (Internal) <sup>1</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	745 850	mA mA	
I <sub>DDINHIGH</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	575 670	mA mA	
I <sub>DDINLOW</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	340 390	mA mA	
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>3</sup>	$V_{DD} = Max$	200	mA	

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $<sup>^{2}</sup>I_{\mathrm{DDINHIGH}}$  is a composite average based on a range of high activity code.  $I_{\mathrm{DDINLOW}}$  is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>3</sup> Idle denotes ADSP-2106x state during execution of IDLE instruction.

### **EXTERNAL POWER DISSIPATION (5 V)**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle
   (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

*Example:* Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128K × 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of  $1/(4t_{CK})$ , with 50% of the pins switching
- The instruction cycle rate is 40 MHz ( $t_{CK} = 25 \text{ ns}$ )

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$$

Note that the conditions causing a worst-case  $P_{\text{EXT}}$  are different from those causing a worst-case  $P_{\text{INT}}$ . Maximum  $P_{\text{INT}}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Table 5. External Power Calculations (5 V Devices)

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^2$	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	×10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	×10 MHz	× 25 V	= 0.000 W
WR	1	_	× 44.7 pF	×20 MHz	× 25 V	= 0.022 W
Data	32	50	×14.7 pF	×10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	_	× 4.7 pF	× 20 MHz	× 25 V	= 0.002 W

 $P_{EXT} = 0.167 W$ 

## ADSP-21060L/ADSP-21062L SPECIFICATIONS

Note that component specifications are subject to change without notice.

### **OPERATING CONDITIONS (3.3 V)**

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	3.15	3.45	3.15	3.45	3.15	3.45	V
$T_{CASE}$	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
$V_{IH}1^{1}$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA47–0, ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , ACK,  $\overline{SBTS}$ ,  $\overline{IRQ2-0}$ , FLAG3–0,  $\overline{HGB}$ ,  $\overline{CS}$ ,  $\overline{DMAR1}$ ,  $\overline{DMAR2}$ ,  $\overline{BR6-1}$ , ID2–0, RPBA,  $\overline{CPA}$ , TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{BMS}$ , TMS, TDI, TCK,  $\overline{HBR}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1

### **ELECTRICAL CHARACTERISTICS (3.3 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1, 2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	2.4		V
$V_{OL}^{1, 2}$	Low Level Output Voltage	@ $V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I <sub>IH</sub> 3, 4	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{\mathbb{L}}^{3}$	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I <sub>ILP</sub> <sup>4</sup>	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
I <sub>OZH</sub> 5, 6, 7, 8	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I <sub>OZL</sub> 5, 9	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
l <sub>ozhp</sub> 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
$I_{OZLC}^{7}$	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I <sub>OZLA</sub> 10	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 V$		350	μΑ
I <sub>OZLAR</sub> 8	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
l <sub>ozls</sub> 6	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
C <sub>IN</sub> 11, 12	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

<sup>&</sup>lt;sup>1</sup> Applies to output and bidirectional pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, TIMEXP, HBG, REDY, DMAG1, DMAG2, BR6–1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.

<sup>&</sup>lt;sup>2</sup> Applies to input pins: CLKIN, RESET, TRST

<sup>&</sup>lt;sup>2</sup> See "Output Drive Currents" for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMAR1, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA47-0, ADDR31-0,  $\overline{MS3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG3-0,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR6-1}$ , TFSx, RFSx, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is not requesting bus mastership.)

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup>Applies to  $\overline{CPA}$  pin.

 $<sup>^8</sup>$  Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

 $<sup>^9</sup>$  Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

### **INTERNAL POWER DISSIPATION (3.3 V)**

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%PEAK 
$$I_{DDINPEAK}$$
 + %HIGH  $I_{DDINHIGH}$  + %LOW  $I_{DDINLOW}$  + %IDLE  $I_{DDIDLE}$  = Power Consumption

Parameter	<b>Test Conditions</b>	Max	Units	
I <sub>DDINPEAK</sub> Supply Current (Internal) <sup>1</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	540	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	600	mA	
I <sub>DDINHIGH</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	425 475	mA mA	
I <sub>DDINLOW</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	250 275	mA mA	
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>3</sup>	$V_{DD} = Max$	180	mA	

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $<sup>^2</sup>$ I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>3</sup>Idle denotes ADSP-2106xL state during execution of IDLE instruction.

### **EXTERNAL POWER DISSIPATION (3.3 V)**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle
   (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

*Example:* Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128K × 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of  $1/(4t_{CK})$ , with 50% of the pins switching
- The instruction cycle rate is 40 MHz ( $t_{CK} = 25 \text{ ns}$ )

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{\text{TOTAL}} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$$

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Table 6. External Power Calculations (3.3 V Devices)

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^2$	= P <sub>EXT</sub>
Address	15	50	×44.7 pF	×10 MHz	×10.9 V	= 0.037 W
MS0	1	0	×44.7 pF	$\times$ 10 MHz	×10.9 V	= 0.000 W
WR	1	_	×44.7 pF	$\times$ 20 MHz	×10.9 V	= 0.010 W
Data	32	50	×14.7 pF	$\times$ 10 MHz	×10.9 V	= 0.026 W
ADDRCLK	1	_	×4.7 pF	× 20 MHz	× 10.9 V	= 0.001 W

 $P_{EXT} = 0.074 W$ 

### **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed Table 7 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater

than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 7. Absolute Maximum Ratings** 

	ADSP-21060/ADSP-21060 ADSP-21062	ADSP-21060L/ADSP-21060LC ADSP-21062L
Parameter	5 V	3.3 V
Supply Voltage (V <sub>DD</sub> )	-0.3 V to +7.0 V	-0.3 V to +4.6 V
Input Voltage	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Output Voltage Swing	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Load Capacitance	200 pF	200 pF
Storage Temperature Range	−65°C to +150°C	−65°C to +150°C
Lead Temperature (5 seconds)	280°C	280°C
Junction Temperature Under Bias	130°C	130°C

#### **ESD CAUTION**



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### PACKAGE MARKING INFORMATION

Figure 8 and Table 8 provide information on detail contained within the package marking for the ADSP-2106x processors (actual marking format may vary). For a complete listing of product availability, see Ordering Guide on Page 62.



Figure 8. Typical Package Brand

**Table 8. Package Brand Information** 

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	Lead (Pb) Free Option
ccc	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

#### TIMING SPECIFICATIONS

The ADSP-2106x processors are available at maximum processor speeds of 33 MHz (–133), and 40 MHz (–160). The timing specifications are based on a CLKIN frequency of 40 MHz  $t_{\text{CK}} = 25 \text{ ns}$ ). The DT derating factor enables the calculation for timing specifications within the min to max range of the  $t_{\text{CK}}$  specification (see Table 9). DT is the difference between the derated CLKIN period and a CLKIN period of 25 ns:

$$DT = t_{\rm CK} - 25 \text{ ns}$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

For voltage reference levels, see Figure 28 on Page 48 under Test Conditions.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices. (O/D) = Open Drain, (A/D) = Active Drive.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

### **Clock Input**

Table 9. Clock Input

		ADS	SP-21060 SP-21062 MHz, 5 V	ADS	SP-21060 SP-21062 MHz, 5 V	ADS	P-21060L P-21062L 1Hz, 3.3 V	ADS	P-21060L P-21062L IHz, 3.3 V	
Paran	neter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timin	g Requirements									
$t_{CK}$	CLKIN Period	25	100	30	100	25	100	30	100	ns
$t_{CKL}$	CLKIN Width Low	7		7		8.75		8.75 <sup>1</sup>		ns
$t_{CKH}$	CLKIN Width High	5		5		5		5		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3		3	ns

 $<sup>^{\</sup>rm 1}{\rm For}$  the ADSP-21060LC, this specification is 9.5 ns min.




Figure 9. Clock Input

#### Reset

Table 10. Reset

			5 V and 3.3 V		
Paramete	r	Min	Max	Unit	
Timing Req	uirements				
t <sub>WRST</sub>	RESET Pulse Width Low <sup>1</sup>	4t <sub>CK</sub>		ns	
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	14 + DT/2	t <sub>CK</sub>	ns	

 $<sup>^1</sup>$  Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μs while  $\overline{\text{RESET}}$  is low, assuming stable  $V_{DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>&</sup>lt;sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 10. Reset

### Interrupts

## Table 11. Interrupts

		5	5 V and 3.3 V	
Paramete	r	Min	Max	Unit
Timing Req	uirements			
t <sub>SIR</sub>	ĪRQ2−0 Setup Before CLKIN High <sup>1</sup>	18 + 3DT/4		ns
t <sub>HIR</sub>	IRQ2-0 Hold Before CLKIN High <sup>1</sup>		12 + 3DT/4	ns
t <sub>IPW</sub>	IRQ2-0 Pulse Width <sup>2</sup>	2+t <sub>CK</sub>		ns

 $<sup>^{1}\</sup>mbox{Only}$  required for  $\overline{\mbox{IRQx}}$  recognition in the following cycle.

<sup>&</sup>lt;sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.




Figure 11. Interrupts

### Timer

#### Table 12. Timer

			5 V and 3.3 V	
Parameter	Parameter		Max	Unit
Switching C	Characteristic			
t <sub>DTEX</sub>	CLKIN High to TIMEXP		15	ns




Figure 12. Timer

## Flags

Table 13. Flags

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ements			
t <sub>SFI</sub>	FLAG3-0 IN Setup Before CLKIN High <sup>1</sup>	8 + 5DT/16		ns
t <sub>HFI</sub>	FLAG3–0 IN Hold After CLKIN High <sup>1</sup>	0 – 5DT/16		ns
t <sub>DWRFI</sub>	FLAG3–0 IN Delay After RD/WR Low <sup>1</sup>		5 + 7DT/16	ns
t <sub>HFIWR</sub>	FLAG3-0 IN Hold After RD/WR Deasserted <sup>1</sup>	0		ns
Switching Cha	racteristics			
t <sub>DFO</sub>	FLAG3-0 OUT Delay After CLKIN High		16	ns
t <sub>HFO</sub>	FLAG3-0 OUT Hold After CLKIN High	4		ns
t <sub>DFOE</sub>	CLKIN High to FLAG3–0 OUT Enable	3		ns
t <sub>DFOD</sub>	CLKIN High to FLAG3–0 OUT Disable		14	ns

 $<sup>^{1}</sup>Flag\ inputs\ meeting\ these\ setup\ and\ hold\ times\ for\ instruction\ cycle\ N\ will\ affect\ conditional\ instructions\ in\ instruction\ cycle\ N+2.$ 




Figure 13. Flags

#### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the

bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAGx}}$  strobe timing parameters only applies to asynchronous access mode.

Table 14. Memory Read—Bus Master

			5 V and 3.3 V	
Paramete	er	Min	Max	Unit
Timing Re	quirements			
$t_{DAD}$	Address Selects Delay to Data Valid 1, 2		18 + DT+W	ns
t <sub>DRLD</sub>	RD Low to Data Valid <sup>1</sup>		12 + 5DT/8 + W	ns
t <sub>HDA</sub>	Data Hold from Address, Selects <sup>3</sup>	0.5		ns
t <sub>HDRH</sub>	Data Hold from RD High <sup>3</sup>	2.0		ns
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>2, 4</sup>		14 + 7DT/8 + W	ns
$t_{DSAK}$	ACK Delay from RD Low <sup>4</sup>		8 + DT/2 + W	ns
Switching	Characteristics			
t <sub>DRHA</sub>	Address Selects Hold After RD High	0+H		ns
t <sub>DARL</sub>	Address Selects to RD Low <sup>2</sup>	2 + 3DT/8		ns
$t_{\text{RW}}$	RD Pulse Width	12.5 + 5DT/8 +	W	ns
$t_{RWR}$	$\overline{RD}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAGx}$ Low	8 + 3DT/8 + HI		ns
t <sub>SADADC</sub>	Address, Selects Setup Before ADRCLK High <sup>2</sup>	0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

 $<sup>^4</sup>$  ACK is not sampled on external memory accesses that use the internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for wait state modes external, either, or both (both, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications  $t_{SACKC}$  and  $t_{HACK}$  must be met for wait state modes external, either, or both (both, after internal wait states have completed).




Figure 14. Memory Read—Bus Master

 $<sup>^{1}</sup>$  Data delay/setup: user must meet  $t_{\text{DAD}}$  or  $t_{\text{DRLD}}$  or synchronous spec  $t_{\text{SSDATI}}$ .

 $<sup>^2</sup>$ The falling edge of  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{BMS}$  is referenced.

<sup>&</sup>lt;sup>3</sup> Data hold: user must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous spec t<sub>HSDATI</sub>. See Example System Hold Time Calculation on Page 48 for the calculation of hold times given capacitive and dc loads.

### Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the

bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAGx}}$  strobe timing parameters only applies to asynchronous access mode.

Table 15. Memory Write—Bus Master

		5 V	/ and 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{DAAK}$	ACK Delay from Address, Selects <sup>1, 2</sup>		14 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from WR Low <sup>1</sup>		8 + DT/2 + W	ns
Switching C	haracteristics			
t <sub>DAWH</sub>	Address Selects to WR Deasserted <sup>2</sup>	17 + 15DT/16 + W		ns
$t_{DAWL}$	Address Selects to WR Low <sup>2</sup>	3 + 3DT/8		ns
$t_{WW}$	WR Pulse Width	12 + 9DT/16 + W		ns
$t_{DDWH}$	Data Setup Before WR High	7 + DT/2 + W		ns
t <sub>DWHA</sub>	Address Hold After WR Deasserted	0.5 + DT/16 + H		ns
t <sub>DATRWH</sub>	Data Disable After WR Deasserted <sup>3</sup>	1 + DT/16 + H	6 + DT/16+H	ns
$t_{WWR}$	$\overline{\text{WR}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAGx}}$ Low	8 + 7DT/16 + H		ns
$t_{DDWR}$	Data Disable Before WR or RD Low	5 + 3DT/8 + I		ns
$t_{\text{WDE}}$	WR Low to Data Enabled	-1 + DT/16		ns
t <sub>SADADC</sub>	Address, Selects Setup Before ADRCLK High <sup>2</sup>	0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>1</sup> ACK is not sampled on external memory accesses that use the internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for wait state modes external, either, or both (both, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t<sub>SACKC</sub> and t<sub>HACK</sub> must be met for wait state modes external, either, or both (both, after internal wait states have completed).

<sup>&</sup>lt;sup>2</sup>The falling edge of  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{BMS}$  is referenced.

<sup>&</sup>lt;sup>3</sup> See Example System Hold Time Calculation on Page 48 for calculation of hold times given capacitive and dc loads.




Figure 15. Memory Write—Bus Master

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes except where noted (see Memory Read—Bus Master on Page 25 and Memory Write—

Bus Master on Page 26). When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave on Page 30). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Table 16. Synchronous Read/Write—Bus Master

		5	5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requirem	ents			
t <sub>SSDATI</sub>	Data Setup Before CLKIN	3 + DT/8		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	3.5 – DT/8		ns
t <sub>DAAK</sub>	ACK Delay After Address, Selects 1, 2		14 + 7DT/8 + W	ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>2</sup>	6.5+DT/4		ns
t <sub>HACK</sub>	ACK Hold After CLKIN	-1 - DT/4		ns
Switching Charac	cteristics			
t <sub>DADRO</sub>	Address, MSx, BMS, SW Delay After CLKIN <sup>1</sup>		7 – DT/8	ns
t <sub>HADRO</sub>	Address, MSx, BMS, SW Hold After CLKIN	-1 - DT/8		ns
t <sub>DPGC</sub>	PAGE Delay After CLKIN	9 + DT/8	16 + DT/8	ns
t <sub>DRDO</sub>	RD High Delay After CLKIN	-2 - DT/8	4 – DT/8	ns
t <sub>DWRO</sub>	WR High Delay After CLKIN	-3 - 3DT/16	4 – 3DT/16	ns
t <sub>DRWL</sub>	RD/WR Low Delay After CLKIN	8 + DT/4	12.5 + DT/4	ns
t <sub>SDDATO</sub>	Data Delay After CLKIN		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>3</sup>	0 – DT/8	7 – DT/8	ns
t <sub>DADCCK</sub>	ADRCLK Delay After CLKIN	4 + DT/8	10 + DT/8	ns
t <sub>ADRCK</sub>	ADRCLK Period	t <sub>CK</sub>		ns
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2 - 2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{CK}/2 - 2)$		ns

 $<sup>^{1}</sup>$  The falling edge of  $\overline{MSx}, \overline{SW}, \overline{BMS}$  is referenced.

<sup>&</sup>lt;sup>2</sup> ACK delay/setup: user must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SAKC</sub> for deassertion of ACK (low), all three specifications must be met for assertion of ACK (high).

<sup>&</sup>lt;sup>3</sup> See Example System Hold Time Calculation on Page 48 for calculation of hold times given capacitive and dc loads.




Figure 16. Synchronous Read/Write—Bus Master

### Synchronous Read/Write—Bus Slave

Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet the bus slave timing requirements.

Table 17. Synchronous Read/Write—Bus Slave

		5	V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>SADRI</sub>	Address, <del>SW</del> Setup Before CLKIN	15 + DT/2		ns
t <sub>HADRI</sub>	Address, SW Hold After CLKIN		5 + DT/2	ns
t <sub>SRWLI</sub>	RD/WR Low Setup Before CLKIN <sup>1</sup>	9.5 + 5DT/16		ns
t <sub>HRWLI</sub>	RD/WR Low Hold After CLKIN <sup>2</sup>	-4 - 5DT/16	8 + 7DT/16	ns
t <sub>RWHPI</sub>	RD/WR Pulse High	3		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	5		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1		ns
Switching Ch	aracteristics			
t <sub>SDDATO</sub>	Data Delay After CLKIN <sup>3</sup>		18 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>4</sup>	0 – DT/8	7 – DT/8	ns
t <sub>DACKAD</sub>	ACK Delay After Address, <del>SW</del> <sup>5</sup>		9	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>5</sup>	-1 - DT/8	6 – DT/8	ns

 $<sup>^{1}</sup>$ t<sub>srwLI</sub> (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>srwLI</sub> (min) = 4 + DT/8.

<sup>&</sup>lt;sup>5</sup> t<sub>DACKAD</sub> is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t<sub>ACKTR</sub>.




Figure 17. Synchronous Read/Write—Bus Slave

<sup>&</sup>lt;sup>2</sup> For ADSP-21060C specification is -3.5 - 5DT/16 ns min, 8 + 7DT/16 ns max; for ADSP-21060LC specification is -3.75 - 5DT/16 ns min, 8 + 7DT/16 ns max.

<sup>&</sup>lt;sup>3</sup> For ADSP-21062/ADSP-21062L/ADSP-21060C specification is 19 + 5DT/16 ns max; for ADSP-21060LC specification is 19.25 + 5DT/16 ns max.

<sup>&</sup>lt;sup>4</sup>See Example System Hold Time Calculation on Page 48 for calculation of hold times given capacitive and dc loads.

### Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs  $(\overline{BRx})$  or a host processor, both synchronous and asynchronous  $(\overline{HBR}, \overline{HBG})$ .

Table 18. Multiprocessor Bus Request and Host Bus Request

	·	5 V a	and 3.3 V	
Parameter		Min	Max	Unit
Timing Requir	ements			
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>1</sup>		20 + 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold After CLKIN <sup>2</sup>		14 + 3DT/4	ns
t <sub>SHBGI</sub>	HBG Setup Before CLKIN	13 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold After CLKIN High		6 + DT/2	ns
t <sub>SBRI</sub>	BRx, CPA Setup Before CLKIN <sup>3</sup>	13 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold After CLKIN High		6 + DT/2	ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	21 + 3DT/4		ns
t <sub>HRPBAI</sub>	RPBA Hold After CLKIN		12 + 3DT/4	ns
Switching Cha	practeristics			
t <sub>DHBGO</sub>	HBG Delay After CLKIN		7 – DT/8	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	-2 - DT/8		ns
t <sub>DBRO</sub>	BRx Delay After CLKIN		7 – DT/8	ns
t <sub>HBRO</sub>	BRx Hold After CLKIN	-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay After CLKIN <sup>4</sup>		8 – DT/8	ns
t <sub>TRCPA</sub>	CPA Disable After CLKIN	-2 - DT/8	4.5 – DT/8	ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>5, 6</sup>		8.5	ns
t <sub>TRDYHG</sub>	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^{6,7}$	44 + 23DT/16		ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from $\overline{\text{CS}}$ or $\overline{\text{HBR}}$ High <sup>6</sup>		10	ns

<sup>&</sup>lt;sup>1</sup> For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR31-0 must be a non-MMS value 1/2 t<sub>CK</sub> before  $\overline{RD}$  or  $\overline{WR}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

<sup>&</sup>lt;sup>3</sup> CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

<sup>&</sup>lt;sup>4</sup>For ADSP-21060LC, specification is 8.5 – DT/8 ns max.

<sup>&</sup>lt;sup>5</sup>For ADSP-21060L, specification is 9.5 ns max, For ADSP-21060LC, specification is 11.0 ns max, For ADSP-21062L, specification is 8.75 ns max.

 $<sup>^{6}(</sup>O/D)$  = open drain, (A/D) = active drive.

 $<sup>^7</sup>$ For ADSP-21060C/ADSP-21060LC, specification is 40 + 23DT/16 ns min.




Figure 18. Multiprocessor Bus Request and Host Bus Request

### Asynchronous Read/Write—Host to ADSP-2106x

Use these specifications for asynchronous host processor accesses of an ADSP-2106x, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the ADSP-2106x, the host can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-2106x's internal memory or IOP registers.  $\overline{HBR}$  and  $\overline{HBG}$  are assumed low for this timing. Not required if and address are valid  $t_{HBGRCSV}$ 

after goes low. For first access after asserted, ADDR31–0 must be a non-MMS value  $1/2~t_{\rm CLK}$  before or goes low or by  $t_{\rm HBGRCSV}$  after goes low. This is easily accomplished by driving an upper address signal high when is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x *SHARC User's Manual*, Revision 2.1.

Table 19. Read Cycle

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ements			
t <sub>SADRDL</sub>	Address Setup/CS Low Before RD Low <sup>1</sup>	0		ns
t <sub>HADRDH</sub>	Address Hold/CS Hold Low After RD	0		ns
t <sub>WRWH</sub>	RD/WR High Width	6		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0		ns
Switching Cha	racteristics			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After RD Low <sup>2</sup>		10	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulse Width for Read	45 + 21DT/10	6	ns
t <sub>HDARWH</sub>	Data Disable After RD High <sup>3</sup>	2	8	ns

<sup>&</sup>lt;sup>1</sup>Not required if  $\overline{RD}$  and address are valid  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. For first access after  $\overline{HBR}$  asserted, ADDR31-0 must be a non-MMS value 1/2  $t_{CLK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

Table 20. Write Cycle

		5 V	/ and 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ments			
t <sub>SCSWRL</sub>	CS Low Setup Before WR Low	0		ns
t <sub>HCSWRH</sub>	CS Low Hold After WR High	0		ns
t <sub>SADWRH</sub>	Address Setup Before WR High	5		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2		ns
$t_{WWRL}$	WR Low Width	7		ns
$t_{WRWH}$	RD/WR High Width	6		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	5		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1		ns
Switching Char	racteristics			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{\text{WR}/\text{CS}}$ Low		10	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulse Width for Write	15 + 7DT/16		ns
t <sub>SRDYCK</sub>	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT/16	8 + 7DT/16	ns

<sup>&</sup>lt;sup>2</sup>For ADSP-21060L, specification is 10.5 ns max; for ADSP-21060LC, specification is 12.5 ns max.

<sup>&</sup>lt;sup>3</sup> For ADSP-21060L/ADSP-21060LC, specification is 2 ns min, 8.5 ns max.




Figure 19. Synchronous REDY Timing




Figure 20. Asynchronous Read/Write—Host to ADSP-2106x

### Three-State Timing—Bus Master, Bus Slave

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{\text{SBTS}}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{\text{SBTS}}$  pin.

Table 21. Three-State Timing—Bus Master, Bus Slave

		5\	/ and 3.3 V	
Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>STSCK</sub>	SBTS Setup Before CLKIN	12 + DT/2		ns
t <sub>HTSCK</sub>	SBTS Hold Before CLKIN		6 + DT/2	ns
Switching Ch	aracteristics			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN <sup>1</sup>	-1.5 - DT/8		ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>2</sup>	-1.5 - DT/8		ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	-1.5 - DT/8		ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN <sup>3</sup>		0 – DT/4	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN <sup>2</sup>		1.5 – DT/4	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN		2.0 - DT/4	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>4</sup>	9 + 5DT/16		ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>4</sup>	0 – DT/8	7 – DT/8	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>4</sup>	7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>4</sup>	-1 - DT/8	6 – DT/8	ns
t <sub>ADCEN</sub>	ADRCLK Enable After CLKIN	-2 - DT/8		ns
t <sub>ADCTR</sub>	ADRCLK Disable After CLKIN		8 – DT/4	ns
t <sub>MTRHBG</sub>	Memory Interface Disable Before HBG Low <sup>5</sup>	0 + DT/8		ns
t <sub>MENHBG</sub>	Memory Interface Enable After HBG High <sup>5</sup>	19 + DT		ns

 $<sup>^1</sup>$ For ADSP-21060L/ADSP-21060LC/ADSP-21062L, specification is -1.25- DT/8 ns min, for ADSP-21062, specification is -1- DT/8 ns min.

<sup>&</sup>lt;sup>5</sup>Memory Interface = Address,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{PAGE}$ ,  $\overline{DMAGx}$ , and  $\overline{BMS}$  (in EPROM boot mode).




Figure 21. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

 $<sup>^{2}</sup>$ Strobes =  $\overline{RD}$ ,  $\overline{WR}$ , PAGE,  $\overline{DMAG}$ ,  $\overline{BMS}$ ,  $\overline{SW}$ .

<sup>&</sup>lt;sup>3</sup>For ADSP-21060LC, specification is 0.25 – DT/4 ns max.

<sup>&</sup>lt;sup>4</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.




Figure 22. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes,  $\overline{DMARx}$  is used to initiate transfers. For Handshake mode,  $\overline{DMAGx}$  controls the latching or enabling of data externally. For External handshake mode, the data transfer is controlled by the ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE,  $\overline{MS3}$ –0, ACK,

and  $\overline{DMAG}x$  signals. For Paced Master mode, the data transfer is controlled by ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS3}$ –0, and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS3}$ –0, PAGE, DATA63–0, and ACK also apply.

Table 22. DMA Handshake

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	iirements			
t <sub>SDRLC</sub>	DMARx Low Setup Before CLKIN <sup>1</sup>	5		ns
t <sub>SDRHC</sub>	DMARx High Setup Before CLKIN <sup>1</sup>	5		ns
$t_{WDR}$	DMARx Width Low (Nonsynchronous)	6		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>2</sup>		10 + 5DT/8	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	2		ns
t <sub>DATDRH</sub>	Data Valid After DMARx High <sup>2</sup>		16 + 7DT/8	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge	23 + 7DT/8		ns
t <sub>DMARH</sub>	DMARx Width High <sup>2</sup>	6		ns
Switching C	haracteristics			
t <sub>DDGL</sub>	DMAGx Low Delay After CLKIN	9 + DT/4	15 + DT/4	ns
$t_{WDGH}$	DMAGx High Width	6 + 3DT/8		ns
$t_{WDGL}$	DMAGx Low Width	12 + 5DT/8		ns
t <sub>HDGC</sub>	DMAGx High Delay After CLKIN	-2 - DT/8	6 – DT/8	ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>3</sup>	8 + 9DT/16		ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>4</sup>	0	7	ns
t <sub>DGWRL</sub>	WR Low Before DMAGx Low <sup>5</sup>	0	2	ns
t <sub>DGWRH</sub>	DMAGx Low Before WR High	10 + 5DT/8 + W		ns
t <sub>DGWRR</sub>	WR High Before DMAGx High	1 + DT/16	3 + DT/16	ns
t <sub>DGRDL</sub>	RD Low Before DMAGx Low	0	2	ns
t <sub>DRDGH</sub>	RD Low Before DMAGx High	11 + 9DT/16 + W		ns
t <sub>DGRDR</sub>	RD High Before DMAGx High	0	3	ns
$t_{DGWR}$	DMAGx High to WR, RD, DMAGx Low	5 + 3DT/8 + HI		ns
t <sub>DADGH</sub>	Address/Select Valid to DMAGx High	17 + DT		ns
t <sub>DDGHA</sub>	Address/Select Hold After DMAGx High <sup>6</sup>	-0.5		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $<sup>^{\</sup>rm 1}$  Only required for recognition in the current cycle.


 $<sup>^2</sup>$   $t_{SDATDGL}$  is the data setup requirement if  $\overline{DMARx}$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMARx}$  low holds off completion of the write, the data can be driven  $t_{DATDRH}$  after  $\overline{DMARx}$  is brought high.

 $<sup>^3</sup>$  t<sub>VDATDGH</sub> is valid if  $\overline{DMARx}$  is not being used to hold off completion of a read. If  $\overline{DMARx}$  is used to prolong the read, then t<sub>VDATDGH</sub> = t<sub>CK</sub> - 0.25t<sub>CCLK</sub> - 8 + (n × t<sub>CK</sub>) where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>4</sup>See Example System Hold Time Calculation on Page 48 for calculation of hold times given capacitive and dc loads.

 $<sup>^5</sup>$  For ADSP-21062/ADSP-21062L specification is –2.5 ns min, 2 ns max.

<sup>&</sup>lt;sup>6</sup>For ADSP-21060L/ADSP-21062L specification is −1 ns min.



\*MEMORY READ BUS MASTER, MEMORY WRITE BUS MASTER, OR SYNCHRONOUS READ/WRITE BUS MASTER TIMING SPECIFICATIONS FOR ADDR31-0, RD, WR, SW MS3-0, AND ACK ALSO APPLY HERE.

Figure 23. DMA Handshake

### Link Ports $-1 \times CLK$ Speed Operation

Table 23. Link Ports—Receive

			5 V		3.3 V	
Parametei	•	Min	Max	Min	Max	Unit
Timing Req	uirements					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low <sup>1</sup>	3.5		3		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	3		3		ns
t <sub>LCLKIW</sub>	LCLK Period (1× Operation)	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	6		6		ns
t <sub>LCLKRWH</sub>	LCLK Width High	5		5		ns
Switching C	Characteristics					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High <sup>2, 3</sup>	18 + DT/2	28.5 + DT/2	18 + DT/2	28.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High	-3	+13	-3	+13	ns
t <sub>ENDLK</sub>	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

<sup>&</sup>lt;sup>1</sup>For ADSP-21062, specification is 3 ns min.

Table 24. Link Ports—Transmit

-			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Requir	ements					
t <sub>SLACH</sub>	LACK Setup Before LCLK High <sup>1</sup>	18		18		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	-7		<b>-7</b>		ns
Switching Cha	ıracteristics					
t <sub>DLCLK</sub>	Data Delay After CLKIN (1 $\times$ Operation) <sup>2</sup>		15.5		15.5	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High <sup>3</sup>		3		2.5	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-3		-3		ns
t <sub>LCLKTWL</sub>	LCLK Width Low <sup>4</sup>	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1$	$(t_{CK}/2) + 1.25$	ns
t <sub>LCLKTWH</sub>	LCLK Width High <sup>5</sup>	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	(t <sub>CK</sub> /2) – 1.25	$(t_{CK}/2) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High <sup>6</sup>	$(t_{CK}/2) + 8.5$	$(3 \times t_{CK}/2) + 17$	$(t_{CK}/2) + 8$	$(3 \times t_{CK}/2) + 17.5$	ns
t <sub>ENDLK</sub>	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

 $<sup>^{1}\</sup>mbox{For ADSP-21060L/ADSP-21060LC},$  specification is 20 ns min.

 $<sup>^2</sup>$ LACK goes low with  $t_{DLALC}$  relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

 $<sup>^3</sup>$  For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.

 $<sup>^2\</sup>mbox{For ADSP-21060LC},$  specification is 16.5 ns max; for ADSP-21060LC, specification is 16.75 ns max.

<sup>&</sup>lt;sup>3</sup>For ADSP-21062, specification is 2.5 ns max.

 $<sup>^4</sup>$ For ADSP-21062, specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 1.25$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 1.5$  ns max; for ADSP-21060LC specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 2.25$  ns max.

<sup>&</sup>lt;sup>5</sup> For ADSP-21062, specification is  $(t_{CK}/2) - 1.25$  ns min,  $(t_{CK}/2) + 1$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) - 1.5$  ns min,  $(t_{CK}/2) + 1$  ns max; for ADSP-21060C specification is  $(t_{CK}/2) - 2.25$  ns min,  $(t_{CK}/2) + 1$  ns max.

<sup>&</sup>lt;sup>6</sup> For ADSP-21062, specification is  $(t_{CK}/2) + 8.75$  ns min,  $(3 \times t_{CK}/2) + 17$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) + 8$  ns min,  $(3 \times t_{CK}/2) + 17$  ns max; for ADSP-21060LC specification is  $(t_{CK}/2) + 8$  ns min,  $(3 \times t_{CK}/2) + 18.5$  ns max.

Table 25. Link Port Service Request Interrupts: 1× and 2× Speed Operations

		5 V		3.3 V			
Parameter		Min	Max	Min	Max	Unit	
Timing Require	ements						
t <sub>SLCK</sub>	LACK/LCLK Setup Before CLKIN Low <sup>1</sup>	10		10		ns	
t <sub>HLCK</sub>	LACK/LCLK Hold After CLKIN Low <sup>1</sup>	2		2		ns	

<sup>&</sup>lt;sup>1</sup>Only required for interrupt recognition in the current cycle.

#### Link Ports —2 × CLK Speed Operation

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK:

 $Setup Skew = t_{LCLKTWH} \min - t_{DLDCH} - t_{SLDCL}$ 

Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA:

 $Hold\ Skew = t_{LCLKTWL}\ min - t_{HLDCH} - t_{HLDCL}$ 

Calculations made directly from 2 speed specifications will result in unrealistically small skew times because they include multiple tester guardbands.

Note that link port transfers at  $2\times$  CLK speed at 40 MHz ( $t_{CK}$  = 25 ns) may fail. However,  $2\times$  CLK speed link port transfers at 33 MHz ( $t_{CK}$  = 30 ns) work as specified.

Table 26. Link Ports—Receive

			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Red	quirements					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	2.5		2.25		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	2.25		2.25		ns
t <sub>LCLKIW</sub>	LCLK Period (2× Operation)	t <sub>CK</sub> /2		t <sub>CK</sub> /2		ns
t <sub>LCLKRWL</sub>	LCLK Width Low <sup>1</sup>	4.5		5.25		ns
t <sub>LCLKRWH</sub>	LCLK Width High <sup>2</sup>	4.25		4		ns
Switching	Characteristics					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High <sup>3</sup>	18 + DT/2	28.5 + DT/2	18 + DT/2	29.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>4</sup>	6	16	6	16	ns

<sup>&</sup>lt;sup>1</sup>For ADSP-21060L, specification is 5 ns min.

<sup>&</sup>lt;sup>2</sup>For ADSP-21062, specification is 4 ns min, for ADSP-21060LC, specification is 4.5 ns min.

<sup>&</sup>lt;sup>3</sup>LACK goes low with t<sub>DLALC</sub> relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

<sup>&</sup>lt;sup>4</sup> For ADSP-21060L, specification is 6 ns min, 18 ns max. For ADSP-21060C, specification is 6 ns min, 16.5 ns max. For ADSP-21060LC, specification is 6 ns min, 18.5 ns max.

Table 27. Link Ports—Transmit


			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Requir	rements					
t <sub>SLACH</sub>	LACK Setup Before LCLK High	19		19		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	-6.75		-6.5		ns
Switching Cha	aracteristics					
t <sub>DLCLK</sub>	Data Delay After CLKIN		8		8	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High <sup>1</sup>		2.25		2.25	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High <sup>2</sup>	-2.0		-2		ns
t <sub>LCLKTWL</sub>	LCLK Width Low <sup>3</sup>	$(t_{CK}/4) - 1$	$(t_{CK}/4) + 1.25$	$(t_{CK}/4) - 0.75$	$(t_{CK}/4) + 1.5$	ns
t <sub>LCLKTWH</sub>	LCLK Width High <sup>4</sup>	(t <sub>CK</sub> /4) – 1.25	$(t_{CK}/4) + 1$	(t <sub>CK</sub> /4) – 1.5	$(t_{CK}/4) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High	$(t_{CK}/4) + 9$	$(3 \times t_{CK}/4) + 16.5$	$(t_{CK}/4) + 9$	$(3 \times t_{CK}/4) + 16.5$	ns

<sup>&</sup>lt;sup>1</sup>For ADSP-21060/ADSP-21060C, specification is 2.5 ns max.

 $<sup>^2</sup>$  For ADSP-21062L, specification is -2.25 ns min.


 $<sup>^3</sup>$  For ADSP-21060, specification is  $(t_{CK}/4) - 1$ ns min,  $(t_{CK}/4) + 1$  ns max; for ADSP-21060C/ADSP-21062L, specification is  $(t_{CK}/4) - 1$  ns min,  $(t_{CK}/4) + 1.5$  ns max.

 $<sup>^4</sup>$ For ADSP-21060, specification is  $(t_{CK}/4) - 1$  ns min,  $(t_{CK}/4) + 1$  ns max; for ADSP-21060C, specification is  $(t_{CK}/4) - 1$ .5 ns min,  $(t_{CK}/4) + 1$  ns max.




THE  $t_{\scriptsize SLACH}$  requirement applies to the rising edge of LCLK only for the first nibble transmitted.

#### RECEIVE



#### LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION



LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.

#### LINK PORT INTERRUPT SETUPTIME




Figure 24. Link Ports—Receive

#### **Serial Ports**

For serial ports, see Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 35, Figure 26, and Figure 25. To determine whether communication is possible between two devices

at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 28. Serial Ports—External Clock

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>1</sup>	6.5		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width <sup>3</sup>	9		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		ns

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

Table 29. Serial Ports—Internal Clock

Parameter		5 V and 3.3 V		
		Min	Max	Unit
Timing Requ	iirements			
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	1		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	3		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

Table 30. Serial Ports—External or Internal Clock

		5 V and 3.3 V		
Parameter		Min	Max	Unit
Switching Ch	naracteristics			
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

Table 31. Serial Ports—External Clock

Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DFSE</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	3		ns
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>1</sup>		16	ns
t <sub>HDTE</sub>	Transmit Data Hold After TCLK <sup>1</sup>	5		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

<sup>&</sup>lt;sup>2</sup> RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

 $<sup>^3\,\</sup>mbox{For ADSP-}21060/\mbox{ADSP-}21060C/\mbox{ADSP-}21060LC,$  specification is 9.5 ns min.

<sup>&</sup>lt;sup>2</sup>RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 32. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DFSI</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		4.5	ns
t <sub>HOFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>1</sup>		7.5	ns
t <sub>HDTI</sub>	Transmit Data Hold After TCLK <sup>1</sup>	0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width <sup>2</sup>	0.5t <sub>SCLK</sub> –2.5	0.5t <sub>SCLK</sub> +2.5	ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

#### Table 33. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DDTEN</sub>	Data Enable from External TCLK <sup>1, 2</sup>	4		ns
t <sub>DDTTE</sub>	Data Disable from External TCLK <sup>1, 3</sup>		10.5	ns
t <sub>DDTIN</sub>	Data Enable from Internal TCLK <sup>1</sup>	0		ns
t <sub>DDTTI</sub>	Data Disable from Internal TCLK <sup>1, 4</sup>		3	ns
t <sub>DCLK</sub>	TCLK/RCLK Delay from CLKIN		22 + 3 DT/8	ns
t <sub>DPTR</sub>	SPORT Disable After CLKIN		17	ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

### Table 34. Serial Ports—GATED SCLK with External TFS (Mesh Multiprocessing)<sup>1</sup>

Parameter		Min	Max	Unit
Switching Chara	cteristics			
t <sub>STFSCK</sub>	TFS Setup Before CLKIN	4		ns
t <sub>HTFSCK</sub>	TFS Hold After CLKIN		t <sub>CK</sub> /2	ns

<sup>&</sup>lt;sup>1</sup> Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.

### Table 35. Serial Ports—External Late Frame Sync

Parameter		Min	Max	Unit
Switching Cha	nracteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or External RFS with MCE = 1, $MFD = 0^{1, 2}$		12	ns
t <sub>DDTENFS</sub>	Data Enable from Late FS or MCE = 1, MFD = $0^{1, 3}$	3.5		ns

 $<sup>^{1}\,\</sup>text{MCE}$  = 1, TFS enable and TFS valid follow  $t_{\text{DDTLFSE}}$  and  $t_{\text{DDTENFS}}.$ 

 $<sup>^2</sup>$  For ADSP-21060L/ADSP-21060C, specification is  $0.5_{\rm TSCLK}-2$  ns min,  $0.5t_{\rm SCLK}+2$  ns max.


<sup>&</sup>lt;sup>2</sup>For ADSP-21060L/ADSP-21060C, specification is 3.5 ns min; for ADSP-21062 specification is 4.5 ns min.

<sup>&</sup>lt;sup>3</sup>For ADSP-21062L, specification is 16 ns max.


<sup>&</sup>lt;sup>4</sup>For ADSP-21062L, specification is 7.5 ns max.

<sup>&</sup>lt;sup>2</sup> For ADSP-21062/ADSP-21062L, specification is 12.75 ns max; for ADSP-21060L/ADSP-21060LC, specification is 12.8 ns max.

<sup>&</sup>lt;sup>3</sup> For ADSP-21060/ADSP-21060C, specification is 3 ns min.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.





Figure 25. Serial Ports

#### EXTERNAL RFS WITH MCE = 1, MFD = 0



#### LATE EXTERNAL TFS




Figure 26. Serial Ports—External Late Frame Sync

#### JTAG Test Access Port and Emulation

For JTAG Test Access Port and Emulation, see Table 36 and Figure 27.

Table 36. JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit
Timing Requ	rements			
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1, 2</sup>	18		ns
t <sub>TRSTW</sub>	TRST Pulse Width	4t <sub>CK</sub>		ns
Switching Ch	aracteristics			
t <sub>DTDO</sub>	TDO Delay from TCK Low		13	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>3</sup>		18.5	ns

 $<sup>^{1}</sup> System \ Inputs = DATA63-0, ADDR31-0, \overline{RD}, \overline{WR}, ACK, \overline{SBTS}, \overline{HBR}, \overline{HBG}, \overline{CS}, \overline{DMAR1}, \overline{DMAR2}, \overline{BR}6-1, ID2-0, RPBA, \overline{IRQ2-0}, FLAG3-0, \overline{PA}, BRST, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK, EBOOT, LBOOT, \overline{BMS}, CLKIN, \overline{RESET}.$ 

<sup>&</sup>lt;sup>3</sup> System Outputs = DATA63-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, CLKOUT, HBG, REDY, DMAGI, DMAG2, BR6-1, PA, BRST, CIF, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TF80, TF81, RF80, RF81, LxDAT7-0, LxCLK, LxACK, BMS.




Figure 27. JTAG Test Access Port and Emulation

 $<sup>^2 \</sup>mbox{For ADSP-21060L/ADSP-21060LC/ADSP-21062L}, specification is 18.5 ns min.$ 

#### **TEST CONDITIONS**

For the ac signal specifications (timing parameters), see Timing Specifications on Page 21. These specifications include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in Figure 28.



Figure 28. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_{\!\scriptscriptstyle L}$ , and the load current,  $I_{\!\scriptscriptstyle L}$ . This decay time can be approximated by the following equation:

$$P_{EXT} = \frac{C_L \Delta V}{I_I}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 29. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.




Figure 29. Output Enable/Disable

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\text{ENA}}$  is the interval from when a reference signal reaches a high or low voltage level to when the

output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 29). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\text{DECAY}}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\text{DECAY}}$  plus the minimum disable time (i.e.,  $t_{\text{DATRWH}}$  for the write cycle).

### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 30). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figure 32, Figure 33, Figure 37, and Figure 38 show how output rise time varies with capacitance. Figure 34 and Figure 36 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of Figure 32, Figure 33, Figure 37, and Figure 38 may not be linear outside the ranges shown.




Figure 30. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

#### **Output Drive Characteristics**

Figure 31 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.

### **Output Characteristics (5 V)**




Figure 31. ADSP-21062 Typical Output Drive Currents ( $V_{DD} = 5 V$ )




Figure 32. Typical Output Rise Time (10% to 90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD} = 5 V$ )




Figure 33. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance  $(V_{DD} = 5 V)$ 




Figure 34. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)  $(V_{DD} = 5 V)$ 

### **Output Characteristics (3.3 V)**




Figure 35. ADSP-21062 Typical Output Drive Currents ( $V_{DD} = 3.3 V$ )




Figure 36. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 3.3 V$ )




Figure 37. Typical Output Rise Time (10% to 90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD} = 3.3 V$ )




Figure 38. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance  $(V_{DD} = 3.3 \text{ V})$ 

#### **ENVIRONMENTAL CONDITIONS**

The ADSP-2106x processors are rated for performance under  $T_{\text{CASE}}$  environmental conditions specified in the Operating Conditions (5 V) on Page 15 and Operating Conditions (3.3 V) on Page 18.

# Thermal Characteristics for MQFP\_PQ4 and PBGA Packages

The ADSP-21060/ADSP-21060L and ADSP-21062/ADSP-21062L are available in 240-lead thermally enhanced MQFP\_PQ4 and 225-ball plastic ball grid array packages. The top surface of the thermally enhanced MQFP\_PQ4 contains a metal slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the metal slug is internally connected to GND through the device substrate.

Both packages are specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  is not exceeded, a heatsink and/or an airflow source may be used. A heatsink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package) PD =Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 $\theta_{CA}$  =Value from Table 37 below.

Table 37. Thermal Characteristics for Thermally Enhanced 240-Lead MQFP\_ $PQ4^1$ 

Parameter	Airflow (LFM <sup>2</sup> )	Typical	Unit
$\theta_{CA}$	0	10	°C/W
$ heta_{CA}$	100	9	°C/W
$ heta_{CA}$	200	8	°C/W
$ heta_{CA}$	400	7	°C/W
$ heta_{CA}$	600	6	°C/W

 $<sup>^1</sup>$  This represents thermal resistance at total power of 5 W. With airflow, no variance is seen in  $\theta_{\text{CA}}$  at 5 W.

Table 38. Thermal Characteristics for BGA

Parameter	Airflow (LFM <sup>1</sup> )	Typical	Unit
$\theta_{CA}$	0	20.70	°C/W
$ heta_{CA}$	200	15.30	°C/W
$\theta_{CA}$	400	12.90	°C/W

<sup>&</sup>lt;sup>1</sup>LFM = Linear feet per minute of airflow.

#### Thermal Characteristics for CQFP Package

The ADSP-21060C/ADSP-21060LC are available in 240-lead thermally enhanced ceramic QFP (CQFP). There are two package versions, one with a copper/tungsten heat slug on top of the package (CZ) for air cooling, and one with the heat slug on the bottom (CW) for cooling through the board. The ADSP-2106x is specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package) PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 $\theta_{CA}$  = Value from Table 38 below.

Table 39. Thermal Characteristics for Thermally Enhanced 240-Lead CQFP<sup>1</sup>

Parameter	Airflow (LFM <sup>2</sup> )	Typical	Unit
ADSP-21060C	W/ADSP-21060LCW		
$\theta_{CA}$	0	19.5	°C/W
$ heta_{CA}$	100	16	°C/W
$ heta_{CA}$	200	14	°C/W
$ heta_{CA}$	400	12	°C/W
$ heta_{CA}$	600	10	°C/W
ADSP-21060C	Z/ADSP-21060LCZ		
$ heta_{CA}$	0	20	°C/W
$ heta_{CA}$	100	16	°C/W
$ heta_{CA}$	200	14	°C/W
$\theta_{\text{CA}}$	400	11.5	°C/W
$ heta_{CA}$	600	9.5	°C/W

 $<sup>^1 \</sup>text{This}$  represents thermal resistance at total power of 5 W. With airflow, no variance is seen in  $\theta_{\text{CA}}$  at 5W.

 $<sup>\</sup>theta_{\text{CA}}$  at 0 LFM varies with power:

at 2 W,  $\theta_{CA} = 14$  °C/W at 3 W,  $\theta_{CA} = 11$  °C/W

<sup>&</sup>lt;sup>2</sup>LFM = Linear feet per minute of airflow.

 $<sup>\</sup>theta_{CA}$  at 0 LFM varies with power.

ADSP-21060CW/ADSP-21060LCW:

at 2 W,  $\theta_{CA} = 23^{\circ}\text{C/W}$ 

at 3 W,  $\theta_{CA} = 21.5^{\circ}\text{C/W}$ 

ADSP-21060CZ/ADSP-21060LCZ:

at 2 W,  $\theta_{CA} = 24$ °C/W

at 3 W,  $\theta_{CA} = 21.5^{\circ}\text{C/W}$ 

 $<sup>\</sup>theta_{IC} = 0.24$  °C/W for all CQFP models.

<sup>&</sup>lt;sup>2</sup>LFM = Linear feet per minute of airflow.

### 225-BALL PBGA BALL CONFIGURATION

Table 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)

	Ball		Ball		Ball		Ball		Ball
<b>Ball Name</b>	Number	<b>Ball Name</b>	Number	<b>Ball Name</b>	Number	<b>Ball Name</b>	Number	<b>Ball Name</b>	Number
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01	EMU	N01
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02	TDO	N02
DMAR2	A03	MS2	D03	ADDR16	G03	ADDR3	K03	ĪRQ0	N03
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04	ĪRQ1	N04
RCLK1	A05	DMAR1	D05	GND	G05	ICSA	K05	ID2	N05
TCLK0	A06	TFS1	D06	$V_{DD}$	G06	GND	K06	L5DAT1	N06
RCLK0	A07	CPA	D07	$V_{DD}$	G07	$V_{DD}$	K07	L4CLK	N07
ADRCLK	A08	HBG	D08	$V_{DD}$	G08	$V_{DD}$	K08	L3CLK	N08
CS	A09	DMAG2	D09	$V_{DD}$	G09	$V_{DD}$	K09	L3DAT3	N09
CLKIN	A10	BR5	D10	$V_{DD}$	G10	GND	K10	L2DAT0	N10
PAGE	A11	BR1	D11	GND	G11	GND	K11	L1ACK	N11
BR3	A12	DATA40	D12	DATA22	G12	DATA8	K12	L1DAT3	N12
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13	L0DAT3	N13
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14	DATA1	N14
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15	DATA3	N15
MS0	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01	TRST	P01
SW	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02	TMS	P02
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03	EBOOT	P03
HBR	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04	ID0	P04
DR1	B05	GND	E05	GND	H05	RPBA	L05	L5CLK	P05
DT0	B06	GND	E06	$V_{DD}$	H06	GND	L06	L5DAT3	P06
DR0	B07	GND	E07	V <sub>DD</sub>	H07	GND	L07	L4DAT0	P07
REDY	B08	GND	E08	V <sub>DD</sub>	H08	GND	L08	L4DAT3	P08
RD	B09	GND	E09	V <sub>DD</sub>	H09	GND	L09	L3DAT2	P09
ACK	B10	GND	E10	V <sub>DD</sub>	H10	GND	L10	L2CLK	P10
BR6	B11	NC	E11	GND	H11	NC	L11	L2DAT2	P11
BR2	B12	DATA33	E12	DATA18	H12	DATA4	L12	L1DAT0	P12
DATA45	B12	DATA30	E13	DATA19	H13	DATA7	L13	LOACK	P13
DATA43	B13	DATA30	E14	DATA13	H14	DATA9	L13	LODAT1	P14
DATA39	B15	DATA32 DATA31	E15	DATA21	H15	DATA10	L15	DATA0	P15
MS3	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01	TCK	R01
MS1	C01	ADDR17	F02	ADDR9	J02	FLAG1	M01 M02	IRQ2	RO2
ADDR28	C02 C03	ADDR10	F03	ADDR8	J02 J03	TIMEXP	M03	RESET	R02
SBTS	C03	ADDR20 ADDR23	F04	ADDR7	J03 J04	TDI	M04	ID1	R04
TCLK1	C05	GND	F05	GND	J05	LBOOT	M05	L5DAT0	R05
RFS1	C06	GND	F06	$V_{DD}$	J06	L5ACK	M06	L4ACK	R06
TFS0	C07	$V_{DD}$	F07	$V_{DD}$	J07	L5DAT2	M07	L4DAT1	R07
RFS0	C08	V <sub>DD</sub>	F08	$V_{DD}$	J08	L4DAT2	M08	L3ACK	R08
WR DMAG1	C09	V <sub>DD</sub>	F09	$V_{DD}$	J09	L3DAT0	M09	L3DAT1	R09
DMAG1	C10	GND	F10	V <sub>DD</sub>	J10	L2DAT3	M10	L2ACK	R10
BR4	C11	GND	F11	GND	J11	L1DAT1	M11	L2DAT1	R11
DATA46	C12	DATA29	F12	DATA12	J12	L0DAT0	M12	L1CLK	R12
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13	L1DAT2	R13
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M14	L0CLK	R14
DATA36	C15	DATA27	F15	DATA17	J15	DATA6	M15	L0DAT2	R15

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
DATA42	DATA44	DATA47	BR3	PAGE	CLKIN	cs	ADRCLK	RCLK0	TCLK0	RCLK1	DT1	DMAR2	ADDR30	BMS	A
DATA39	DATA43	DATA45	BR2	BR6	ACK	RD	REDY	DR0	DT0	DR1	HBR	ADDR31	sw	MS0	В
DATA36	DATA38	DATA41	DATA46	BR4	DMAG1	WR	RFS0	TFS0	RFS1	TCLK1	SBTS	ADDR28	MS1	MS3	С
DATA34	DATA35	DATA37	DATA40	BR1	BR5	DMAG2	HBG	CPA	TFS1	DMAR1	ADDR29	MS2	ADDR26	ADDR25	D
DATA31	DATA32	DATA30	DATA33	NC	GND	GND	GND	GND	GND	GND	ADDR27	ADDR24	ADDR22	ADDR21	Е
DATA27	DATA28	DATA26	DATA29	GND	GND	VDD	VDD	VDD	GND	GND	ADDR23	ADDR20	ADDR18	ADDR17	F
DATA23	DATA24	DATA25	DATA22	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR19	ADDR16	ADDR15	ADDR14	G
DATA20	DATA21	DATA19	DATA18	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR10	ADDR13	ADDR11	ADDR12	н
DATA17	DATA16	DATA15	DATA12	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR4	ADDR7	ADDR8	ADDR9	J
DATA14	DATA13	DATA11	DATA8	GND	GND	VDD	VDD	VDD	GND	ICSA	ADDR0	ADDR3	ADDR5	ADDR6	K
DATA10	DATA9	DATA7	DATA4	NC	GND	GND	GND	GND	GND	RPBA	FLAG3	FLAG0	ADDR1	ADDR2	L
DATA6	DATA5	DATA2	L0DAT0	L1DAT1	L2DAT3	L3DAT0	L4DAT2	L5DAT2	L5ACK	LBOOT	TDI	TIMEXP	FLAG2	FLAG1	М
DATA3	DATA1	L0DAT3	L1DAT3	L1ACK	L2DAT0	L3DAT3	L3CLK	L4CLK	L5DAT1	ID2	ĪRQ1	ĪRQ0	TDO	EMU	N
DATA0	L0DAT1	LOACK	L1DAT0	L2DAT2	L2CLK	L3DAT2	L4DAT3	L4DAT0	L5DAT3	L5CLK	ID0	EBOOT	TMS	TRST	Р
L0DAT2	LOCLK	L1DAT2	L1CLK	L2DAT1	L2ACK	L3DAT1	L3ACK	L4DAT1	L4ACK	L5DAT0	ID1	RESET	ĪRQ2	тск	R

Figure 39. ADSP-21060/ADSP-21062 PBGA Ball Assignments (Top View, Summary)

# 240-LEAD MQFP\_PQ4/CQFP PIN CONFIGURATION


Table 41. ADSP-2106x MQFP\_PQ4 and ADSP-21060CZ CQFP Pin Assignments (SP-240-2, QS-240-2A, QS-240-2B)

Pin Name	Pin No.	Pin Name	Pin No.								
TDI	1	ADDR20	41	TCLK0	81	DATA41	121	DATA14	161	L2DAT0	201
TRST	2	ADDR21	42	TFS0	82	DATA40	122	DATA13	162	L2CLK	202
$V_{DD}$	3	GND	43	DR0	83	DATA39	123	DATA12	163	L2ACK	203
TDO	4	ADDR22	44	RCLK0	84	$V_{DD}$	124	GND	164	NC	204
TIMEXP	5	ADDR23	45	RFS0	85	DATA38	125	DATA11	165	$V_{DD}$	205
<b>EMU</b>	6	ADDR24	46	$V_{DD}$	86	DATA37	126	DATA10	166	L3DAT3	206
ICSA	7	$V_{DD}$	47	$V_{DD}$	87	DATA36	127	DATA9	167	L3DAT2	207
FLAG3	8	GND	48	GND	88	GND	128	$V_{DD}$	168	L3DAT1	208
FLAG2	9	$V_{DD}$	49	ADRCLK	89	NC	129	DATA8	169	L3DAT0	209
FLAG1	10	ADDR25	50	REDY	90	DATA35	130	DATA7	170	L3CLK	210
FLAG0	11	ADDR26	51	HBG	91	DATA34	131	DATA6	171	L3ACK	211
GND	12	ADDR27	52	CS	92	DATA33	132	GND	172	GND	212
ADDR0	13	GND	53	RD	93	$V_{DD}$	133	DATA5	173	L4DAT3	213
ADDR1	14	MS3	54	WR	94	V <sub>DD</sub>	134	DATA4	174	L4DAT2	214
$V_{DD}$	15	MS2	55	GND	95	GND	135	DATA3	175	L4DAT1	215
ADDR2	16	MS1	56	$V_{DD}$	96	DATA32	136	$V_{DD}$	176	L4DAT0	216
ADDR3	17	MS0	57	GND	97	DATA31	137	DATA2	177	L4CLK	217
ADDR4	18	SW	58	CLKIN	98	DATA30	138	DATA1	178	L4ACK	218
GND	19	BMS	59	ACK	99	GND	139	DATA0	179	$V_{DD}$	219
ADDR5	20	ADDR28	60	DMAG2	100	DATA29	140	GND	180	GND	220
ADDR6	21	GND	61	DMAG1	101	DATA28	141	GND	181	$V_{DD}$	221
ADDR7	22	$V_{DD}$	62	PAGE	102	DATA27	142	L0DAT3	182	L5DAT3	222
$V_{DD}$	23	V <sub>DD</sub>	63	$V_{DD}$	103	$V_{DD}$	143	L0DAT2	183	L5DAT2	223
ADDR8	24	ADDR29	64	BR6	104	V <sub>DD</sub>	144	L0DAT1	184	L5DAT1	224
ADDR9	25	ADDR30	65	BR5	105	DATA26	145	L0DAT0	185	L5DAT0	225
ADDR10	26	ADDR31	66	BR4	106	DATA25	146	LOCLK	186	L5CLK	226
GND	27	GND	67	BR3	107	DATA24	147	LOACK	187	L5ACK	227
ADDR11	28	SBTS	68	BR2	108	GND	148	$V_{DD}$	188	GND	228
ADDR12	29	DMAR2	69	BR1	109	DATA23	149	L1DAT3	189	ID2	229
ADDR13	30	DMAR1	70	GND	110	DATA22	150	L1DAT2	190	ID1	230
$V_{DD}$	31	HBR	71	$V_{DD}$	111	DATA21	151	L1DAT1	191	ID0	231
ADDR14	32	DT1	72	GND	112	V <sub>DD</sub>	152	L1DAT0	192	LBOOT	232
ADDR15	33	TCLK1	73	DATA47	113	DATA20	153	L1CLK	193	RPBA	233
GND	34	TFS1	74	DATA46	114	DATA19	154	L1ACK	194	RESET	234
ADDR16	35	DR1	75	DATA45	115	DATA18	155	GND	195	EBOOT	235
ADDR17	36	RCLK1	76	V <sub>DD</sub>	116	GND	156	GND	196	IRQ2	236
ADDR18	37	RFS1	77	DATA44	117	DATA17	157	V <sub>DD</sub>	197	IRQ1	237
V <sub>DD</sub>	38	GND	78	DATA43	118	DATA16	158	L2DAT3	198	IRQ0	238
V <sub>DD</sub>	39	CPA	79	DATA42	119	DATA15	159	L2DAT2	199	TCK	239
ADDR19	40	DT0	80	GND	120	V <sub>DD</sub>	160	L2DAT1	200	TMS	240

Table 42. ADSP-21060CW/21060LCW CQFP Pin Assignments (QS-240-1A, QS-240-1B)

Pin Name	Pin No.										
GND	1	DATA29	41	DMAG2	81	ADDR28	121	ADDR5	161	GND	201
DATA0	2	GND	42	ACK	82	BMS	122	GND	162	$V_{DD}$	202
DATA1	3	DATA30	43	CLKIN	83	SW	123	ADDR4	163	L4ACK	203
DATA2	4	DATA31	44	GND	84	MS0	124	ADDR3	164	L4CLK	204
$V_{DD}$	5	DATA32	45	$V_{DD}$	85	MS1	125	ADDR2	165	L4DAT0	205
DATA3	6	GND	46	GND	86	MS2	126	$V_{DD}$	166	L4DAT1	206
DATA4	7	$V_{DD}$	47	WR	87	MS3	127	ADDR1	167	L4DAT2	207
DATA5	8	$V_{DD}$	48	RD	88	GND	128	ADDR0	168	L4DAT3	208
GND	9	DATA33	49	CS	89	ADDR27	129	GND	169	GND	209
DATA6	10	DATA34	50	HBG	90	ADDR26	130	FLAG0	170	L3ACK	210
DATA7	11	DATA35	51	REDY	91	ADDR25	131	FLAG1	171	L3CLK	211
DATA8	12	NC	52	ADRCLK	92	$V_{DD}$	132	FLAG2	172	L3DAT0	212
$V_{DD}$	13	GND	53	GND	93	GND	133	FLAG3	173	L3DAT1	213
DATA9	14	DATA36	54	$V_{DD}$	94	$V_{DD}$	134	ICSA	174	L3DAT2	214
DATA10	15	DATA37	55	$V_{DD}$	95	ADDR24	135	EMU	175	L3DAT3	215
DATA11	16	DATA38	56	RFS0	96	ADDR23	136	TIMEXP	176	$V_{DD}$	216
GND	17	$V_{DD}$	57	RCLK0	97	ADDR22	137	TDO	177	NC	217
DATA12	18	DATA39	58	DR0	98	GND	138	$V_{DD}$	178	L2ACK	218
DATA13	19	DATA40	59	TFS0	99	ADDR21	139	TRST	179	L2CLK	219
DATA14	20	DATA41	60	TCLK0	100	ADDR20	140	TDI	180	L2DAT0	220
$V_{DD}$	21	GND	61	DT0	101	ADDR19	141	TMS	181	L2DAT1	221
DATA15	22	DATA42	62	CPA	102	$V_{DD}$	142	TCK	182	L2DAT2	222
DATA16	23	DATA43	63	GND	103	$V_{DD}$	143	ĪRQ0	183	L2DAT3	223
DATA17	24	DATA44	64	RFS1	104	ADDR18	144	IRQ1	184	$V_{DD}$	224
GND	25	$V_{DD}$	65	RCLK1	105	ADDR17	145	IRQ2	185	GND	225
DATA18	26	DATA45	66	DR1	106	ADDR16	146	EBOOT	186	GND	226
DATA19	27	DATA46	67	TFS1	107	GND	147	RESET	187	L1ACK	227
DATA20	28	DATA47	68	TCLK1	108	ADDR15	148	RPBA	188	L1CLK	228
$V_{DD}$	29	GND	69	DT1	109	ADDR14	149	LBOOT	189	L1DAT0	229
DATA21	30	$V_{DD}$	70	HBR	110	$V_{DD}$	150	ID0	190	L1DAT1	230
DATA22	31	GND	71	DMAR1	111	ADDR13	151	ID1	191	L1DAT2	231
DATA23	32	BR1	72	DMAR2	112	ADDR12	152	ID2	192	L1DAT3	232
GND	33	BR2	73	SBTS	113	ADDR11	153	GND	193	$V_{DD}$	233
DATA24	34	BR3	74	GND	114	GND	154	L5ACK	194	LOACK	234
DATA25	35	BR4	75	ADDR31	115	ADDR10	155	L5CLK	195	LOCLK	235
DATA26	36	BR5	76	ADDR30	116	ADDR9	156	L5DAT0	196	L0DAT0	236
$V_{DD}$	37	BR6	77	ADDR29	117	ADDR8	157	L5DAT1	197	L0DAT1	237
$V_{DD}$	38	$V_{DD}$	78	$V_{DD}$	118	$V_{DD}$	158	L5DAT2	198	L0DAT2	238
DATA27	39	PAGE	79	$V_{DD}$	119	ADDR7	159	L5DAT3	199	L0DAT3	239
DATA28	40	DMAG1	80	GND	120	ADDR6	160	$V_{DD}$	200	GND	240

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MS-034-AAJ-2

Figure 40. 225-Ball Plastic Ball Grid Array [PBGA] (B-225-2) Dimensions shown in millimeters




Figure 41. 240-Lead Metric Quad Flat Package, Thermally Enhanced "PowerQuad" [MQFP\_PQ4] (SP-240-2)

Dimensions shown in millimeters




Figure 42. 240-Lead Ceramic Quad Flat Package, Heat Slug Up [CQFP] (QS-240-2A) Dimensions shown in millimeters




Figure 43. 240-Lead Ceramic Quad Flat Package, Mounted with Cavity Down [CQFP] (QS-240-2B) Dimensions shown in millimeters




Figure 44. 240-Lead Ceramic Quad Flat Package, Heat Slug Down [CQFP]
(QS-240-1A)
Dimensions shown in millimeters




Figure 45. 240-Lead Ceramic Quad Flat Package, Mounted with Cavity Up [CQFP]

(QS-240-1B)

Dimensions shown in millimeters

#### **SURFACE-MOUNT DESIGN**

Table 43 is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 43. BGA Data for Use with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
225-Ball Grid Array (PBGA)	Solder Mask Defined	0.63 mm diameter	0.76 mm diameter

### **ORDERING GUIDE**

Model	Notes	Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Description	Package Option
ASDP-21060CZ-133	1, 2	-40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CZ-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CW-133	1, 2	-40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ASDP-21060CW-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21060KS-133		0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-133	2	0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KS-160		0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-160	2	0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KB-160		0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060KBZ-160	2	0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060LKSZ-133	2	0°C to 85°C	33 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKS-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKSZ-160	2	0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKB-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LAB-160		-40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LABZ-160	2	-40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCB-133		-40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCBZ-133	2	-40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ASDP-21060LCW-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	3.3 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21062KS-133		0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-133	2	0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KS-160		0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-160	2	0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KB-160		0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062KBZ-160	2	0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062CS-160		−40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062CSZ-160	2	-40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKS-133		0°C to 85°C	33 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-133	2	0°C to 85°C	33 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKS-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-160	2	0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKB-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LKBZ-160	2	0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LAB-160		–40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LABZ-160	2	–40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LCS-160		-40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LCSZ-160	2	−40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2

<sup>&</sup>lt;sup>1</sup> Model refers to package with formed leads. For model numbers of unformed lead versions (QS-240-1B, QS-240-2B), contact Analog Devices or an Analog Devices sales representative.

<sup>&</sup>lt;sup>2</sup>RoHS compliant part.

