

Precision Low Noise, Low Input Bias Current Operational Amplifiers

Preliminary Technical Data

ADA4077-2

FEATURES

Low offset voltage:

B-Grade: 25 μV max (SOIC)

A-Grade: 50 μ V max (SOIC), 125 μ V max (MSOP)

Very low offset voltage drift:

B-Grade: 0.25 μV/°C max (SOIC)

A-Grade: 0.55 μV/°C max (SOIC), 1.2 μV/°C max (MSOP)

Low input bias current: <1.0 nA maximum

Low noise: 8 nV/√Hz typical

CMRR, PSRR, and A_{VO} > 120 dB minimum Low supply current: 400 μ A per amplifier

Wide Bandwidth: 3.9 MHz

Dual supply operation: ±2.5 V to ±15 V

Unity-gain stable No phase reversal

APPLICATIONS

Wireless base station control circuits
Optical network control circuits
Instrumentation
Sensors and controls
Thermocouples
Resistor thermal detectors (RTDs)
Strain bridges

Shunt current measurements

Precision filters

GENERAL DESCRIPTION

The ADA4077 family consists of very high precision, single, dual, and quad amplifiers featuring extremely low offset voltage and drift, low input bias current, low noise, and low power consumption. Outputs are stable with capacitive loads of over 1000 pF with no external compensation. Supply current is less than 500 μA per amplifier at 30 V.

Applications for these amplifiers include precision diode power measurement, voltage and current level setting, and level detection in optical and wireless transmission systems. Additional applications include line-powered and portable

PIN CONFIGURATIONS



Figure 1. 8-Lead MSOP (RM Suffix)

Figure 2. 8-Lead SOIC_N (R Suffix)

instrumentation and controls—thermocouple, RTD, strain-bridge, precision filters, and other sensor signal conditioning.

The ADA4077 family is fully specified for operation from -40°C to +125°C for the most demanding operating environments. The ADA4077-2 is a dual available in 8-lead SOIC and MSOP packages. The B Grade is only available in the ADA4077-2 in the SOIC package.

ADI's 30V, Precision, Bipolar OP07 Op Amp Generations							
	1st	2nd	3rd	4th	5th	6th	
Single	OP07	OP77	OP177	OP1177	AD8677		
Dual				OP2177		ADA4077-2	
Quad				OP4177			

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted. **B Grade Specifications are targets only.**

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B-Grade, SOIC) ¹	Vos			10	25	μV
		-40°C < T _A < +125°C			TBD	μV
Offset Voltage Drift (B-Grade, SOIC)	$\Delta V_{OS}/\Delta T$	-40 °C < T_A < $+125$ °C		0.1	0.25	μV/°C
Offset Voltage (A-Grade) ¹	Vos					
SOIC				15	50	μV
		$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$			105	μV
MSOP				50	110	μV
		-40°C < T _A < +125°C			230	μV
Offset Voltage Drift (A-Grade)	ΔV _{os} /ΔΤ	-40°C < T _A < +125°C				F
SOIC				0.25	0.55	μV/°C
MSOP				0.5	1.2	μV/°C
Offset Voltage Drift with Time	ΔV _{os} /ΔTime			TBD		μV/mon
Input Bias Current	I _B		-1	TBD	+1	nA
pat sias carrent		-40°C < T _A < +125°C	-1.5		+1.5	nA
Input Offset Current	los	10 C (14 (1 125 C	-1	TBD	+1	nA
mpat onset carrent	103	-40°C < T _A < +125°C	-1.5	100	+1.5	''''
Input Voltage Range		10 C \ 1A \ 1125 C	-3.8		+3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -3.8 \text{ V to } +3 \text{ V}$	122	130	13	dB
common mode rejection ratio	Civilia	$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$	120	150		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega, V_O = -3.0 V \text{ to } +3.0 V$	121	130		dB
Earge Signal Voltage Gain	7,00	$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$	118	130		dB
Input Capacitance	C _{INDM}	Differential Mode	'''	TBD		pF
input capacitance	CINCM	Common Mode		TBD		pF
Input Resistance	R _{IN}	Common wode		TBD		Ω
OUTPUT CHARACTERISTICS	T III			100		+
Output Voltage High	V _{OH}	$I_L = 1 \text{ mA}$	+4.1			V
Output voltage riigii	VOR	$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$	+4			*
Output Voltage Low	V _{OL}	$I_L = 1 \text{ mA}$	' -		-3.5	V
Output voltage Low	VOL	$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$			-3.2	*
Output Current	Іоит	VDROPOUT < 1.2 V		±10	5.2	mA
Short Circuit Current	I _{sc}	$T_A = 25^{\circ}C$		TBD		mA
Closed Loop Output Impedance	Z _{OUT}	1A - 25 C		TBD		Ω
POWER SUPPLY	2001			100		12
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5 \text{ V to } \pm 15 \text{ V (A-Grade)}$	123	128		dB
Tower Supply Rejection Ratio	1 Shirt	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	120	120		dB
Supply Current per Amplifier	I _{SY}	$V_0 = 0$ V	120	400	450	μΑ
Supply Current per Ampliner	121	-40°C < T _A < +125°C		400	660	μΑ
DYNAMIC PERFORMANCE		10 C \ 1A \ 1125 C				μπ
Slew Rate	SR	$R_1 = 2 k\Omega$		1		V/µs
Settling Time to 0.01%	t _s	$V_{IN} = 1V$ step, $C_L = TBD$, $R_L = TBD$,		TBD		μς
Security fillie to 0.0170		$A_V = TBD$		100		ا ا
Settling Time to 0.1%	ts	$V_{IN} = 1V$ step, $C_L = TBD$, $R_L = TBD$,		TBD		μs
3		A _V = TBD				1
Gain Bandwidth Product	GBP			4.0		MHz
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.25		μV p-p

Rev. PrB | Page 2 of 6

Preliminary Technical Data

ADA4077-2

Voltage Noise Density	e _n	f = 100 Hz	TBD TBD	nV/√Hz
		f = 1 kHz	8	nV/√Hz
Current Noise Density	in	f = 1 kHz	0.1	pA/√Hz
MULTIPLE AMPLIFIERS CHANNEL SEPARATION	Cs	DC	0.01	μV/V
		f = 100 kHz	-120	dB

^{1.} Vos does not include SHR effect

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted. **B Grade Specifications are targets only.**

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B-Grade, SOIC)1	Vos			10	25	μV
		-40°C < T _A < +125°C			TBD	μV
Offset Voltage Drift (B-Grade, SOIC)	ΔV _{OS} /ΔT	-40°C < T _A < +125°C		0.1	0.25	μV/°C
Offset Voltage (A-Grade) ¹	V _{OS}					
SOIC				15	50	μV
		-40°C < T _A < +125°C			105	μV
MSOP				50	110	-
		-40°C < T _A < +125°C		50	110	μV
0%	A)/ /AT				230	μV
Offset Voltage Drift (A-Grade)	ΔV _{OS} /ΔT	-40°C < T _A < +125°C		0.2	0.55	14/06
SOIC				0.2	0.55	μV/°C
MSOP				0.5	1.2	μV/°C
Offset Drift	ΔV _{os} /ΔTime			TBD		μV/mor
Input Bias Current	I _B		-1	TBD	+1	nA
		-40°C < T _A < +125°C	-1.5		+1.5	nA
Input Offset Current	los		-1		+1	nA
		-40°C < T _A < +125°C	-1.5	TBD	+1.5	nA
Input Voltage Range			-13.8		+13	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13.8 \text{ V to } +13 \text{ V}$	132	140		dB
		-40 °C < T_A < $+125$ °C	130			dB
Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega$, $V_O = -13.0 \text{ V to } +13.0 \text{ V}$	125	130		dB
		-40°C < T _A < +125°C	122			dB
Input Capacitance	CINDM	Differential Mode		TBD		рF
	C _{INCM}	Common Mode		TBD		рF
Input Resistance	R _{IN}			TBD		Ω
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$I_L = 1 \text{ mA}$	+14.1			V
		-40°C < T _A < +125°C	+14			V
Output Voltage Low	V _{OL}	$I_L = 1 \text{ mA}$			-13.5	V
, 3		-40°C < T _A < +125°C			-13.2	V
Output Current	Іоит	V _{DROPOUT} < 1.2 V		±10		mA
Short Circuit Current	Isc	T _A = 25°C		TBD		mA
Closed Loop Output Impedance	Zout			TBD		Ω
POWER SUPPLY	2001			100		32
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5 \text{ V to } \pm 15 \text{ V}$	123	128		dB
Tower supply nejection natio	1 31111	$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$	120	120		dB
Supply Current per Amplifier	In.	$V_0 = 0$ V	120	400	500	μA
Supply Current per Ampliner	I _{SY}	-40°C < T _A < +125°C		400		'
DVNAMIC DEDECTIONANCE		-40 C < 1A < ±123 C			650	μA
DYNAMIC PERFORMANCE	CD	D - 2 kO		1		\//··-
Slew Rate	SR	$R_L = 2 k\Omega$		1		V/µs
Settling Time to 0.01%	t _s	$V_{IN} = 1V$ step, $C_L = TBD$, $R_L = TBD$, $A_V = TBD$		TBD		μs
Settling Time to 0.1%	ts	$V_{IN} = 1V$ step, $C_L = TBD$, $R_L = TBD$, $A_V = TBD$		TBD		μs
Gain Bandwidth Product	GBP			3.9		MHz
NOISE PERFORMANCE	1	1		0.25		μV _{p-p}
NOISE PERFORMANCE Voltage Noise	e _{n p-p}	0.1 Hz to 10 Hz		0.25		μ ν p-p
	e _{n p-p}	0.1 Hz to 10 Hz f = 100 Hz		0.25 TBD	TBD	µν _{ρ-ρ} nV/√Hz

Preliminary Technical Data

ADA4077-2

Current Noise Density	in	f = 1 kHz	0.1	pA/√Hz
MULTIPLE AMPLIFIERS CHANNEL SEPARATION	CS	DC f = 100 kHz	0.01 -120	μV/V dB

1. Vos does not include SHR effect

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating		
Supply Voltage	36 V		
Input Voltage	V_{S-} to V_{S+}		
Differential Input Voltage	±Supply Voltage		
Storage Temperature Range			
R and RM Packages	−65°C to +150°C		
Operating Temperature Range	−40°C to +125°C		
Junction Temperature Range			
R, RM, RJ, and RU Packages	−65°C to +150°C		
Lead Temperature, Soldering (10 sec)	300°C		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	θις	Unit
8-Lead MSOP (RM-8)	190	44	°C/W
8-Lead SOIC_N (R-8)	158	43	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.