



**ANALOG
DEVICES**

MxFE® Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

Preliminary Technical Data

AD9081

FEATURES

Flexible reconfigurable radio common platform design

- FDD and TDD single and multiband radios
- Tx/Rx channel bandwidth up to 1.6 GHz/2 GHz (4T4R)
- Dual use ADC option (receive and transmit DPD) for TDD 4D4A (4 × 3 GSPS to 12 GSPS DAC and 4 × 1.5 GSPS to 4 GSPS ADC)
- Supports transmitter IQ input data rate up to 1.5 Gbps
- Supports receiver IQ output data rate up to 2 Gbps
- RF DAC/RF ADC output/input –3 dB bandwidth of 5.2 GHz and 7.5 GHz
- On-chip PLL (6 GHz to 12 GHz) with multichip synchronization and output clock provided
- External RF clock input option

AC performance target

- ADC test conditions (3 GSPS, –1 dBFS, $f_{IN} < 1.4$ GHz)
- NSD = –149 dBFS/Hz, HD2 < –70 dBc, HD3 < –70 dBc, SFDR (excluding HD2, HD3) < –78 dBc; IL < –75 dBc
- DAC test conditions (12 GSPS, –7 dBFS, 2.65 GHz)
- NSD = –158 dBFS/Hz, SFDR < –74 dBc

Versatile digital features

- Supports real or complex digital data (8-, 12-, or 16-bit)
- Configurable digital up/down conversion (DDC/DUC)
- 8 fine complex DUCs and 4 coarse complex DUCs
- 8 fine complex DDCs and 4 coarse complex DDCs
- 2 independent NCOs per DUC/DDC
- Option to bypass fine and course DUC/DDC
- Programmable 192-tap FIR filter

Receiver AGC support

- Fast detect with low latency for fast AGC control
- Signal monitor for slow AGC control

GENERAL DESCRIPTION

The mixed signal front end (MxFE®) is a high integration device with a 16-bit, 12 GSPS maximum sample rate radio frequency (RF) digital-to-analog converter (DAC) core and a 12-bit, 4 GSPS rate RF analog-to-digital converter (ADC) core. The AD9081 features a 16-lane, 24.75 Gbps JESD204C or 15.5 Gbps JESD204B data transceiver port, an on-chip clock multiplier, and digital signal processing capability targeted at single- and dual-band direct-to-RF radio applications.

The AD9081 supports four transmitter channels and four receiver channels with a 4D4A configuration. The receiver ADC channels can be shared with observation channels in time division duplex

Dedicated AGC support pins

- Transmitter DPD support
- Fine DUC channel gain control and delay adjust
- Coarse DDC delay adjust for ADC observation path

Auxiliary features

- Fast frequency hopping
- Low latency digital loopback mode (ADC to DAC)
- ADC clock driver with selectable divide ratios
- Power amplifier downstream protection circuitry
- On-chip temperature sensor
- Programmable GPIO pins
- ADC clock driver with selectable divide ratios
- TDD power savings option
- SERDES JESD204B/C Interface, 16 lanes up to 24.75 Gbps
- 8 receive lanes for RF DAC
- 8 transmit lanes for RF ADC
- JESD204B compatible with the maximum 15.5 Gbps lane rate
- JESD204C compatible with the maximum 24.75 Gbps lane rate
- Sample/bit repeat mode for receive lane rate matching
- Target typical ~6 W to 7 W
- 15 mm × 15 mm BGA with 0.8 mm pitch

APPLICATIONS

- Wireless communications infrastructure
- W-CDMA, LTE, LTE-A, Massive-MIMO
- Microwave point-to-point and E-Band 5G mmWave
- Broadband communications systems
- DOCSIS 3.0 CMTS
- Phased array radar and electronic warfare
- Electronic test and measurement systems

(TDD) operating mode. The AD9081 directly addresses the emerging base station applications with high integration and common platform requirements. The device has flexible interpolation/decimation configurations that enable direct-to-RF multiband radio applications. AD9081 supports a complex transmit input data rate up to 6 GSPS and a receive output data rate in single-channel mode up to 4 GSPS. The maximum radio band spacing supported in multichannel modes is 1.2 GHz.

AD9081 features a bypassable interpolator and decimator for achieving ultrawideband capability with low latency loop back and frequency hopping modes targeted at phase array radar system and electronic warfare jammer applications.

For more information about the AD9081, contact Analog Devices, Inc., at: MxFEsupport@analog.com.


Rev. PrA

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com


FUNCTIONAL BLOCK DIAGRAM



20786-001

Figure 1. Functional Block Diagram

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-KKAB-1.

Figure 2. 324-Ball Ball Grid Array, Thermally Enhanced [BGA_ED]
(BP-324-3)