

AM29C861A, AM29C863A

High Performance CMOS Bus Transceivers

The AM29C861A and AM29C863A CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or busses carrying parity. The AM29C861A is a 10-bit bidirectional transceiver; the AM29C863A is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The AM29C861A and AM29C863A are produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 4 ns, as well as an output current drive of 48 mA.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am29C861A/Am29C863A

High Performance CMOS Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 T-R delay = 4 ns typical
- Low standby power
- Very high output drive
 - IoL = 48 mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- Proprietary edge-rate controlled outputs dramatically reduce undershoots, overshoots, and ground bounce

GENERAL DESCRIPTION

The Am29C861A and Am29C863A CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861A is a 10-bit bidirectional transceiver; the Am29C863A is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C861A and Am29C863A are produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 4 ns, as well as an output current drive of 48 mA.

The Am29C861A and Am29C863A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce), under-shoots and overshoots. By controlling the output transient currents, ground bounce and output ringing have

- Power-up/down disable circuit provides for glitch-free power supply sequencing
- Can be powered off while in 3-state, ideal for card edge interface applications
- Minimal speed degradation with multiple outputs switching
- JEDEC FCT-compatible specs

been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a noncontrolled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry which utilizes n-channel pull-up transistors (eliminating the parasitic diode to Vcc) provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C861A and Am29C863A are available in the standard package options: DIPs, PLCCs, and SOICs.

* For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

Publication# 11231 Rev. B Amondment/0 Issue Date: December 1990




OET1 OET2

11231-002A

Rв

R7

Rб



Am29C861A/Am29C863A

R5

R4

R3


Ro

Rı


 R_2

AMD

CONNECTION DIAGRAMS Top View Am29C861A



Am29C863A




*Also available in 24-Pin Small Outline Package; pinout identical to DIPs.

Note:

Pin 1 is marked for orientation

9

 T_{I}



FUNCTION TABLES

Am29C861A

	outs	Outp	Inputs				
Function	Ti	Ri	Ti	Ri	OER	OET	
Transmit	L	N/A	N/A	L	н	L	
Transmit	н	N/A	N/A	Н	н	L	
Receive	N/A	L	L	N/A	L	Н	
Receive	N/A	н	Н	N/A	L	н	
Hi-Z	Z	Z	X	X	н	н	


Am29C863A

	outs	Outputs		Inputs						
 Function	Ti	Ri	Ti	Ri	OER ₂	OER1	OET ₂	OET1		
Transmit	L	N/A	N/A	L	X	н	L	L		
Transmit	Ĺ	N/A	N/A	L	н	Х	L	L		
Receive	N/A	L	L	N/A	L	L	Х	н		
Receive	N/A	L	L	N/A	L	L	Н	X		
 Transmit	н	N/A	N/A	н	X	н	L	L		
Transmit	н	N/A	N/A	н	н	Х	L	L		
 Receive	N/A	н	н	N/A	L	L	Х	Н		
 Receive	N/A	н	н	N/A	L	L	н	Х		
 Hi-Z	Z	Z	X	Х	Х	н	Х	н		
Hi-Z	Z	Z	Х	X	Н	Х	Н	X		

H = HIGH L = LOW X = Don't Care NC = Not Applicable Z = High Impedance

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	Valid Combinations						
AM29C861A							
AM29C863A	PC, SC, JC						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- Device Number Speed Option (if applicable) Device Class Package Type Lead Finish a. b.
- c. d.
- e.



Valid Comb	inations
AM29C861A	
AM29C863A	/BLA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Con-sult the local AMD sales office to confirm avail-ability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

AMD 🚬

PIN DESCRIPTION Am29C861A Only OER

OER

Output Enable Receive (Input, Active Low)

When LOW in conjunction with $\overrightarrow{\text{OET}}$ HIGH, the devices are in the Receive mode (R_i are outputs, T_i are inputs).

OET

Output Enable Transmit (Input, Active Low)

When LOW in conjunction with \overline{OER} HIGH, the devices are in the Transmit mode (R_i are inputs, T_i are output).

Ri

Receive Port (Input/Output)

 $R_{\rm i}$ are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

$\mathbf{T}_{\mathbf{i}}$

Transmit Port (Input/Output)

 T_i are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29C863A Only OERi

Output Enables Receive (Input, Active Low)

When both $\overline{\text{OER}}_1$ and $\overline{\text{OER}}_2$ are LOW while $\overline{\text{OET}}_1$ or $\overline{\text{OET}}_2$ (or both) are HIGH, the device is in the Receive mode (Ri are outputs, Ti are inputs).

OET

Output Enables Transmit (Input, Active Low)

When both $\overline{OET_1}$ and $\overline{OET_2}$ are LOW while $\overline{OER_1}$ or $\overline{OER_2}$ (or both) are HIGH, the device is in the Transmit mode (Ri are inputs, Ti are outputs).

Ri

Receive Port (Input/Output)

 R_i are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti

Transmit Port (Input/Output)

 T_{i} are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
Supply Voltage to Ground Potential Continuous DC Output Voltage DC Input Voltage	-0.5 V to +7.0 V -0.5 V to +6.0 V -0.5 V to +6.0 V
DC Output Diode Current:	Into Output + 50 mA Out of Output - 50 mA
DC Input Diode Current:	Into Input + 20 mA Out of Input - 20 mA
DC Output Current:	Into Output + 100 mA Out of Output - 100 mA

Total DC Ground Current (n x lot + m x lcct) mA (Note 1) Total DC Vcc Current (n x lot + m x lcct) mA (Note 1)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (TA)	0 to +70°C
Supply Voltage (Vcc)	+4.5 V to +5.5 V
Military (M) Devices	
Ambient Temperature (TA)	–55 to +125°C
Supply Voltage (Vcc)	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Condition	ns			Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 4.5 V VIN = VIH or VIL		lон = -	15 mA	2.4		V
Vol	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}			L = 32 mA		0.5	ν
Vih	Input HIGH Voltage	Guaranteed In Voltage for all		0		2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)				0.8	V	
Vi	Input Clamp Voltage	Vcc = 4.5 V, IIN	4 = -1	8 mA			-1.2	V
lι	Input LOW Current	Vcc = 5.5 V Input Only		$V_{IN} = 0 V$			5	μA
Ін	Input HIGH Current	Vcc = 5.5 V Input Only		V _{IN} = 5.5 V			5	μΑ
Іогн	Output Off-State Current	Vcc = 5.5 V I/O Port		Vout =	5.5 V		10	μA
lozl	(High Impedance)	Vcc = 5.5 V I/O Port		Vout = 0 V			-10	μA
Isc	Output Short-Circuit Current	Vcc = 5.5 V, V	0 = 0	V (Note	3)	-60		mA
			Vin =	= Vcc	MIL		1.5	mA
lcca			or G	iND	COM'L		1.2	
	Static Supply Current	$V_{CC} = 5.5 V$			Data Input		1.5	mA
Ісст		Outputs Open V		= 3.4 V	OER1, OER2 OET1, OET2		3.0	Bit
ICCD+	Dynamic Supply Current	Vcc = 5.5 V	Outp	puts Op	en		275	μA/
		(Note 4)	Outp	Outputs Loaded			400	MHz Bit

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Notes:

1. n = number of outputs, m = number of inputs.

2. Input thresholds are tested in combination with other DC parameters or by correlation.

3. Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.

Measured at a frequency ≤ 10 MHz with 50% duty cycle.

+ Not included in Group A tests.

AMD

SWITCHING CHARACTERISTICS for light capacitive loading over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) Am29C861A

Parameter Symbol	Parameter Description	Test	Commercial		Military		
		Conditions*	Min.	Max.	Min.	Max.	Unit
tplh	Propagation Delay from Ri to Ti or Ti to Ri (Note 1)		2	7	2	8	ns
TPHL			2	8	2	9	ns
tzн	Output Enable Time OET to	$C_L = 50 pF$ $B_1 = 500 \Omega$	2	10	2	11	ns
tzL	Ti or OER to Ri	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	12.5	2	13.5	ns
tнz	Output Disable Time OET to Ti or OER to Ri		1.5	9	1.5	10	ns
tLZ			1.5	10	1.5	11	ns

Am29C863A

Parameter Symbol		Test	Comn	nercial	Military		
	Parameter Description	Conditions*	Min.	Max.	Min.	Max.	Unit
<u>тргн</u>	Propagation Delay from Ri to Ti or Ti to Ri (Note 1)		2	7	2	8	ns
T PHL			2	8	2	9	ns
tzн	Output Enable Time OET to	CL = 50 pF	2	10.5	2	11.5	ns
tzL	Ti or OER to Ri	$R_1 = 500 \Omega$	2	12.5	2	13.5	ns
tнz	Output Disable Time OET to T _i or OER to R _i	$ R_2 = 500 Ω$	1.5	10	1.5	11	ns
tız			1.5	11	1.5	12	ns

* See Test Circuit and Waveforms listed in Chapter 2.

Notes:

 For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

AMD

SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified (Note 2) Am29C861A

Parameter Symbol	Parameter Description	Test	Com	nercial	Mil		
		Conditions*	Min.	Max.	Min.	Max.	Unit
TPLH	Propagation Delay from Ri to Ti or Ti to Ri (Note 1) Output Enable Time OET to Ti or OER to Ri		2	14.5	2	15.5	ns
T PHL		$C_L = 300 pF$	2	15.5	2	16.5	ns
tzн		$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	16.5	2	17.5	ns
tzı.		112 - 500 32	2	20.5	2	21.5	ns
tHZ	Output Disable Time OET to Ti or OER to Ri	$C_L = 5 pF$	1.5	7	1.5	8	ns
tız		$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	8.5	1.5	9.5	ns

Am29C863A

Parameter Symbol		Test	Commercial		MII		
	Parameter Description	Conditions*	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay from Ri to Ti or Ti to Ri (Note 1)	10	2	14.5	2	15.5	ns
TPHL		$C_L = 300 pF$	2	15.5	2	16.5	ns
tzн	Output Enable Time OET to	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	16.5	2	17.5	ns
tzı	Ti or OER to Ri		2	20.5	2	21.5	ns
tнz	Output Disable Time OET to Ti or OER to Ri	CL = 5 pF	1.5	7	1.5	8	ns
tız		$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	8.5	1.5	9.5	ns

* See Test Circuit and Waveforms listed in Chapter 2.

Notes:

1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

2. These parameters are guaranteed by characterization but not production tested.