

S-57B1 Series

www.ablic.com

125°C OPERATION HIGH-SPEED UNIPOLAR DETECTION TYPE HALL IC

© ABLIC Inc., 2011-2016

Rev.3.0_01

This IC, developed by CMOS technology, is a high-accuracy Hall IC that operates with a high-sensitivity, a high-speed detection and low current consumption.

The output voltage changes when this IC detects the intensity level of flux density. Using this IC with a magnet makes it possible to detect the open / close and rotation state in various devices. High-density mounting is possible by using the small SOT-23-3 package. Due to its high-accuracy magnetic characteristics, this IC can make operation's dispersion in the system combined with magnet smaller.

ABLIC Inc. offers a "magnetism simulation service" that provides the ideal combination of magnets and our Hall ICs for customer systems. Our magnetism simulation service will reduce prototype production, development period and development costs. In addition, it will contribute to optimization of parts to realize high cost performance. For more information regarding our magnetism simulation service, contact our sales office.

Features

- Pole detection:
- Detection logic for magnetism^{*1}:
- Output form^{*1}:
- Magnetic sensitivity^{*1}:
- Operating cycle:
- Power supply voltage range:
- Operation temperature range:
- Lead-free (Sn 100%), halogen-free

*1. The Option can be selected.

Applications

- Motor
- Housing equipment
- Industrial equipment

Package

• SOT-23-3

Detection of S pole Active "L", active "H" Nch open drain output, CMOS output $B_{OP} = 3.0 \text{ mT typ.}$ $B_{OP} = 4.5 \text{ mT typ.}$ $B_{OP} = 7.0 \text{ mT typ.}$ $t_{CYCLE} = 50 \ \mu \text{s typ.}$ $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ $Ta = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$

Block Diagrams

1. Nch open drain output product



Figure 1

2. CMOS output product



*1. Parasitic diode

Figure 2

Product Name Structure

1. Product name



C: CMOS output

*1. Refer to the tape drawing.

2. Package

Table 1 Package Drawing Codes

Package Name Dimension		Таре	Reel
SOT-23-3	MP003-C-P-SD	MP003-C-C-SD	MP003-Z-R-SD

3. Product name list

Table 2

Product Name	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B_{OP})
S-57B1NSL1B-M3T1U	Nch open drain output	S pole	Active "L"	3.0 mT typ.
S-57B1CSL3B-M3T1U	CMOS output	S pole	Active "L"	7.0 mT typ.

Remark Please contact our sales office for products other than the above.

Pin Configuration

1. SOT-23-3



Pin No.	Symbol	Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

Table 3

Figure 3

■ Absolute Maximum Ratings

Table 4

			(Ta = +25°C unless otherwise	e specified)
	Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage		V _{DD}	$V_{\rm SS}-0.3$ to $V_{\rm SS}+7.0$	V
Output current		I _{OUT}	±2.0	mA
Output voltage	Nch open drain output product	V	$V_{SS}{-}0.3$ to $V_{SS}{+}7.0$	V
Output voltage	CMOS output product	V _{OUT}	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Operation ambier	Operation ambient temperature		-40 to +125	°C
Storage temperature		T _{stg}	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 5

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
lunction to employ the small register as *1	0		Board 1	-	200	Ι	°C/W
Junction-to-ambient thermal resistance '	θ_{JA}	SOT-23-3	Board 2	-	165	_	°C/W

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Thermal Characteristics" for details of power dissipation and test board.

Electrical Characteristics

Table 6

(Ta = $+25^{\circ}$ C, V _{DD} = 5.0 V, V _{SS} = 0 V unless otherwise specified)

ltem	Symbol	Con	Min.	Тур.	Max.	Unit	Test Circuit	
Power supply voltage	V_{DD}		-	2.7	5.0	5.5	V	-
Current consumption	I _{DD}	Average value		_	1400	2000	μA	1
		Nch open drain output product	Output transistor Nch, I _{OUT} = 2 mA	_	-	0.4	V	2
Output voltage	V _{OUT}	CMOC subsut product	Output transistor Nch, I _{OUT} = 2 mA	_	I	0.4	V	2
		CMOS output product	Output transistor Pch, I _{OUT} = -2 mA	V _{DD} - 0.4	Ι	_	V	3
Leakage current	I _{LEAK}	Nch open drain output product Output transistor Nch, V_{OUT} = 5.5 V			_	1	μA	4
Operating cycle	t _{CYCLE}				50	100	μS	-

Magnetic Characteristics

1. Product with $B_{OP} = 3.0 \text{ mT typ.}$

Table 7

			(Ta = +2	5°C, V _{DD} =	5.0 V, V _{SS}	= 0 V unle	ss other	wise specified
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operating point ^{*1}	S pole	B _{OPS}	-	1.4	3.0	4.0	mT	5
Release point ^{*2}	S pole	B _{RPS}	-	1.1	2.2	3.7	mT	5
Hysteresis width*3	S pole	B _{HYSS}	$B_{HYSS} = B_{OPS} - B_{RPS}$	_	0.8	-	mT	5

2. Product with $B_{OP} = 4.5 \text{ mT typ.}$

Table 8

			(Ta = +2	5°C, V _{DD} =	5.0 V, V _{SS}	= 0 V unle	ss other	wise specified)
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operating point ^{*1}	S pole	B _{OPS}	-	2.5	4.5	6.0	mT	5
Release point ^{*2}	S pole	B _{RPS}	_	2.0	3.5	5.5	mT	5
Hysteresis width*3	S pole	B _{HYSS}	$B_{HYSS} = B_{OPS} - B_{RPS}$	-	1.0	_	mT	5

3. Product with $B_{OP} = 7.0 \text{ mT typ.}$

Table 9

			(Ta = +2	5°C, V _{DD} =	5.0 V, V _{SS}	= 0 V unle	ss other	wise specified)
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operating point ^{*1}	S pole	B _{OPS}	-	5.0	7.0	8.5	mT	5
Release point ^{*2}	S pole	B _{RPS}	_	3.7	5.2	7.2	mT	5
Hysteresis width*3	S pole	B _{HYSS}	B _{HYSS} = B _{OPS} – B _{RPS}	-	1.8	_	mT	5

*1. B_{OPS}: Operating point

 B_{OPS} is the value of magnetic flux density when the output voltage (V_{OUT}) changes after the magnetic flux density applied to this IC by the magnet (S pole) is increased (the magnet is moved closer).

Even when the magnetic flux density exceeds $\mathsf{B}_{\mathsf{OPS}},\,\mathsf{V}_{\mathsf{OUT}}$ retains the status.

*2. B_{RPS}: Release point

 B_{RPS} is the value of magnetic flux density when the output voltage (V_{OUT}) changes after the magnetic flux density applied to this IC by the magnet (S pole) is decreased (the magnet is moved further away).

Even when the magnetic flux density falls below $\mathsf{B}_{\text{RPS}},\,\mathsf{V}_{\text{OUT}}$ retains the status.

*3. B_{HYSS}: Hysteresis width

 B_{HYSS} is the difference of magnetic flux density between B_{OPS} and B_{RPS} .

Remark The unit of magnetic flux density mT can be converted by using the formula 1 mT = 10 Gauss.

Test Circuits



*1. Resistor (R) is unnecessary for the CMOS output product. Figure 4 Test Circuit 1







Figure 7 Test Circuit 4



*1. Resistor (R) is unnecessary for the CMOS output product. Figure 8 Test Circuit 5

Standard Circuit

Rev.3.0_01



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 9

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

Operation

1. Direction of applied magnetic flux

This IC detects the magnetic flux density which is vertical to the marking surface. The output voltage (V_{OUT}) is inverted when the S pole is moved closer to the marking surface. **Figure 10** shows the direction in which magnetic flux is being applied.



2. Position of Hall sensor

Figure 11 shows the position of Hall sensor.

The center of this Hall sensor is located in the area indicated by a circle, which is in the center of a package as described below.

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.



Rev.3.0_01

3. Basic operation

This IC changes the output voltage level (V_{OUT}) according to the level of the magnetic flux density (S pole) applied by a magnet.

The following explains the operation when the magnetism detection logic is active "L".

When the magnetic flux density vertical to the marking surface exceeds the operation point (B_{OPS}) after the south pole of a magnet is moved closer to the marking surface of this IC, V_{OUT} changes from "H" to "L". When the south pole of a magnet is moved further away from the marking surface of this IC and the magnetic flux density is lower than the release point (B_{RPS}), V_{OUT} changes from "L" to "H".

Figure 12 shows the relationship between the magnetic flux density and V_{OUT} .



Figure 12

4. Timing chart

Figure 13 shows the operation timing of this IC. This IC always operates on awake mode. V_{OUT} is refreshed to the level according to the result of the magnetic flux density judgment for each period the operating cycle (t_{CYCLE}) elapses.



Figure 13

5. Start-up response

Rev.3.0_01

Figure 14, Figure15 show the start-up response of this IC. After rising of V_{DD} for this IC, V_{OUT} changes to the level according to the result of the magnetic flux density judgment after 80 μ s typ. is elapsed.

Thereafter V_{OUT} is refreshed to the level according to the result of the magnetic flux density judgment for each period the t_{CYCLE} elapses.

5.1 B > B_{OPS}



Figure 14

5. 2 B < B_{RPS}



Figure 15

Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by through type current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Large stress on this IC may affect on the magnetic characteristics. Avoid large stress which is caused by bend and distortion during mounting the IC on a board or handle after mounting.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Thermal Characteristics

1. SOT-23-3





1.1 Board 1^{*1}



Item		Specification	
Thermal resistance valu	e	200°C/W	
(θ_{ja})		200 0/11	
Size		114.3 mm × 76.2 mm × t1.6 mm	
Material		FR-4	
Number of copper foil layer		2	
	1	Land pattern and wiring for testing: t0.070 mm	
Connor fail lavor	2	_	
Copper foil layer	3	_	
	4	74.2 mm \times 74.2 mm \times t0.070 mm	
Thermal via		_	

Table 10

1. 2 Board 2^{*1}



*1. The board is same in SOT-23-3, SOT-23-5 and SOT-23-6.

Table 11

114.3 mm \times 76.2 mm \times t1.6 mm

74.2 mm \times 74.2 mm \times t0.035 mm

74.2 mm \times 74.2 mm \times t0.035 mm

74.2 mm \times 74.2 mm \times t0.070 mm

165°C/W

FR-4

4

1

3 4 Specification

Land pattern and wiring for testing: t0.070 mm

ABLIC Inc.

Item

Number of copper foil layer

Thermal resistance value

(θ_{ja}) Size

Material

Copper foil layer

Thermal via







No. MP003-C-P-SD-1.1

TITLE	SOT233-C-PKG Dimensions			
No.	MP003-C-P-SD-1.1			
ANGLE	\oplus			
UNIT	mm			
ABLIC Inc.				





Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.

The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.

- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



2.4-2019.07